

Toble:

51	50	operation
0	0	no change
0	1	Shift Right
1/	0	snift left
. 1	1	parallel load.

Given that, Servial input is 10

CLK	Ao	A
0	0	0
1	1	0
2	0	1

operation of 2-bits bidinectional shift register with parallel load circuit.

Ans to the a.no; 2

Given that two 4-bit binary numbers. numbers, are offer and 0001. we know mso is the signed digit


bit is one then the number is expositive.

bit is one then the number is wegative.

Here, Given two numbers 4-bit didit is

Positive, so both one positive.

Cinevit diagram: 4bit binary addere-subtractore.



when, m=0

S = A + (BBM)+M = A + (BBO)+0 = A + B

M = 1 $S = A + (B \oplus M) + M$ $= A + (B \oplus 1) + 1$ = A + B + 1= A - B

C3+Cy=1 > overflow

Given rumber

1000 (H)

Herce, v (overstow) = 1

so, overstow occurs. we know it overation occurs

now have we have to add one bit to the MSB.

result is = 0,1000

Ans to the Q. NO: 03


charactere	A	E	İ	0	U	Ś	Т
frequency	10	15	12	3	4	13	1

Huffman

Step: 1


1	3	4	10	12	13	15
T	0	U	A	I	5	E

Step:2



4	10	12	13	15
U	A	I	S	E

Step: 3




10	12	13	15
A	I	5	E


Step: 4


Step: 5

12	13	15
I	5	E



Step: 6





Huffman codes force each characters:

$$A = 111$$
 $E = 10$
 $I = 00$
 $O = 11001$
 $O = 1101$
 $O = 1100$
 $O = 1100$

Avercage code size:

we know,

Huffman Encoding Length:

we know,

Total numbers of characters x Avercage code length

- 146.16

= 1476its

s 29 bos 90

(b) OUTS = 11001 01101 11000 00001