

4.4 Stop DTC Logging

DTC logging need to be disabled before final down loading of EEPROM Map or before final clearing of DTCs. Otherwise some DTCs can be logged (due to tester circuit) on the delivered BEMs. The following CAN diagnostics command need to be send and then Tester Present Message (refer Section 4.2) to be sent in regular intervals (maximum duration apart is 5 seconds) for this DTC Disabling to be alive.

Request ID \$726

Message 02 \$85 \$02 00 00 00 00 00

4.5 Down-loading default values to EEPROM

When the BEM is powered for the first time the EEPROM will download default configuration bytes. This takes approximately 1.1 seconds for the MC68HC908AZ60A and 1 second for the MC68HC908AZ60. This process will occur only once at the ICT. See also Section 15.

To initiate a download of default values and-clear all DTCs, write \$BE to the EEPROM address \$09FF.

The download is complete when the data at EEPROM address \$09FF is \$55

Any EEPROM written to by the final tester shall be verified as the last test in testing sequence.

4.6 Initiate clearing DTCs

To clear the DTCs, write \$BE to the EEPROM address \$09FE. The download is complete when the data at EEPROM address \$09FE is \$55.

Clearing DTCs take approximately 0.4 seconds for the MC68HC908AZ60A and 0.35 seconds for the MC68HC908AZ60. See also Section 15.

4.7 Initiate putting BEM into Plant Mode

To set BEM to plant mode, write \$BE to the EEPROM address \$09FD. The download is complete when the data at EEPROM address \$09FD is \$55. See also Section 15.

4.8 Verifying EEPROM Map

To request BEM to verify its EEPROM against its default EEPROM Map and to check all DTCs are cleared, write \$BE to the EEPROM address \$09FC. Verification is complete when the data at EEPROM address \$09FC is changed to \$FF or \$EE.

\$FF == Verified OK.

\$EE == Verification Failed.

Note: The BEM verify result will be 'EE - Failed', if any DTC logged since last EEPROM Map download or last DTC clearing. Therefore, DTC-Logging may be disabled before downloading memory map and/or clearing DTCs. See Section 4.4 for more details.

4.9 Verifying CAN (Hi & Lo) In and CAN (Hi & Lo) Out

Final tester switches between the two during various test to verify continuity using the CCP commands. This ensures that test time is kept to a minimum.