Predication and Speculation

Compilers for High Performance Computers

Stefano Petrilli stefano.petrilli@upc.edu

Jakob Eberhardt jakob.eberhardt@estudiantat.upc.edu

December 10, 2024

Superscalar

- Superscalar
- Deep Pipelines

- Superscalar
- Deep Pipelines
- Out of Order

- Superscalar
- Deep Pipelines
- Out of Order
- How do we keep the pipeline busy?

Misprediction Penalty vs Optimal Load

Architecture	Misprediction Penalty	Optimistic Load Cost
Sapphire Rapids	14	5
Alder Lake-P	14	5
Ice Lake	14	5
Broadwell	16	5
Haswell	16	5
Cortex A57	14	4
Cortex R52	8	1
Cortex M4	2	2

Table: Penalty assumptions used in LLVM for different architectures.

Compiler-Controlled Speculation

- During runtime, we only know the pipeline
- During compilation, we know the global picture

Speculative Execution

- Make assumptions about future control flow
- Execute before we know we need the result
- This includes moving instructions across branches
- Risk: May alter the program's execution & result

Restrictions for Speculation

```
ldr r1, [address]
ldr r2, [address2]
beq taken, r1, #0
sdiv r2, #5, r1
b end
taken:
add r1, r2, #2
end:
```

```
ldr r1, [address]
ldr r2, [address2]
sdiv r2, #5, r1
beq taken, r1, #0
b end
taken:
add r1, r2, #2
end:
```

Listing: If we could schedule sdiv earlier, we likely increase ILP. However, it may overwrite r2 used in taken or throw an exception

If we want to move an instruction I above its branch Br:

- **Restriction 1**: The destination register of I is not used as a source if Br is taken
- **Restriction 2**: Instruction I will not cause an exception which will alter the program execution if Br is taken.

Computing the Average of Absolute Values

- Go through all nodes
- If wt is negative, subtract it from weight
- Else, add it to weight
- Compute avg if we had at least one node

```
weight = 0;
  count = 0;
4
  while (ptr != NULL) {
      count++:
      if(ptr->wt < 0) {
           weight -= ptr->wt;
      } else {
           weight += ptr->wt;
      ptr = ptr->next;
12
13
14
15 if (count !=0) {
      avg = weight / count;
16
17
```

Steps

Typical Ingredients

- Identify trace
- Superblock creation
- Dependency graph (based on architectural model)
- 4 List scheduling

Control Flow Profile

Profiling

- Collect execution data
- Facilitate optimization decisions
- E.g. in LLVM [5] with -fprofile-instr-generate
- The loop part BB2 to BB5 is interesting
- 90% of the weights are positive




Figure: Weighted Control Flow Graph with profiling data of Chang [2]

Loop Part as a Superblock




Figure: Loop before and after Superblock creation [2]. BB5 is duplicated in BB3'


$\mathsf{BB2} \to \mathsf{BB4} \to \mathsf{BB5}$ is the hot part (trace)

- Superblocks reduce bookkeeping [3]
- No need to consider side entrances when scheduling a superblock

Models for Speculative Scheduling

Different Code Percolation Models

- Enable different levels of speculation
- And hence different levels of performance
- Can alter the result of the program
- Require additional hardware



Scheduling our Superblock (Report page 22)

```
ldr r1, _ptr
                        ; Initialize
      mov r7, 0
      mov r2, 0
      mov r3. 0
      beq L3, r1, 0
 LO:
      add r2, r2, 1
                        ; I1: Increment count
      ldr r4, 0[r1]
                        ; I2: Load ptr->wt into r4
      btl L1, r4, 0
                        ; I3: If wt < 0, branch to L1
      add r3, r3, r4
                        ; I4: Add wt to weight
      ldr r5. 4[r1]
                        ; I5: Load ptr->next into r5
      beg L3, r5, 0
                        : I6: If next is NULL, jump to L3
      add r2, r2, 1
                        : I7: Increment count
     ldr r6, 0[r5]
14
                        ; I8: Load next->wt into r6
      btl L1X, r6, 0
                        ; I9: If wt < 0, branch to L1X
      add r3, r3, r6
                        ; I10: Add wt to weight
      ldr r1. 4[r5]
                        : I11: Move ptr to ptr->next->next
      bne LO, r1, 0
                        ; I12: Loop back to LO if ptr != NULL
19 L3:
                        ; If count == 0, skip division
      beg L4, r2, 0
     div r7, r3, r2
      str_avg, r7
23 L4:
24 ; . . .
25 L1X:
      mov r1, r5
                        ; Adjust ptr = ptr->next
      mov r4, r6
                        ; Move wt to r4 for subtraction
28 T.1:
      sub r3, r3, r4
                        : Subtract wt from weight
      ldr r1, 4[r1]
                        : Move ptr to ptr->next
      bne LO, r1, 0
                        ; Loop back to LO if ptr != NULL
```

Listing: The loop part of the superblock was unrolled once. We assume a one-cycle latency for ALU instructions and a two-cycle load delay.

Restricted Code Percolation

Properties of Restricted Code Percolation

- Avoid errors category [1]
- Compiler cannot move excepting instructions above branches
- Other instructions which fulfill Restriction 1 can be moved
 - E.g. after renaming
- Requires no additional hardware
- No extra load on DCache

Safe Code Percolation Extension [1]

- Restriction 2 can be relaxed
 - If there is a proof that the instructions will never cause an exception
- Typically speculative loads by check allocation boundaries

Restricted Code Percolation




Figure: Nine dashed control dependencies and twelve data dependencies (flow, output) under restricted percolation [2].

	U 1	U 2	U 3	U 4
C 1	I-1 add	I-2 ldr		
C2				
C3	I-3 btl	I-4 add	l-5 ldr	
C4				
C5	I-6 beq	I-7 add	I-8 ldr	
C6				
C7	I-9 btl	I-10 add	l-11 ldr	
C8				
C 9	I-12 bne			

Figure: The schedule tableau is quite sparse. Loads have to stay in their home block. After C1, all data dependencies for I7 are available.

But I7's destination r2 is in live-out(I6)

```
ldr r1, _ptr
                         : Initialize
      mov r7, 0
      mov r2, 0
      mov r3. 0
      bea L3, r1, 0
6 LO:
      add r2, r2, 1
                         : I1: Increment count
      ldr r4, 0[r1]
                        ; I2: Load ptr->wt into r4
      btl L1, r4, 0
                         ; I3: If wt < 0, branch to L1
      add r3, r3, r4
                         ; I4: Add wt to weight
      ldr r5, 4[r1]
                         ; I5: Load ptr->next into r5
      beq L3, r5, 0
                         : I6: If next is NULL, jump to L3
      add r2, r2, 1
                         ; I7: Increment count
      ldr r6. 0[r5]
                         : I8: Load next->wt into r6
14
      btl L1X, r6, 0
                         ; I9: If wt < 0, branch to L1X
      add r3, r3, r6
                         ; I10: Add wt to weight
      ldr r1, 4[r5]
                        ; I11: Move ptr to ptr->next->next
      bne L0, r1, 0
                         ; I12: Loop back to LO if ptr != NULL
18
19 L3:
                         : If count == 0, skip division
      beq L4, r2, 0
      div r7, r3, r2
22
      str _avg, r7
23 T.4:
24 ; . . .
25 L1X:
      mov r1, r5
                        ; Adjust ptr = ptr->next
      mov r4, r6
                         : Move wt to r4 for subtraction
28 L1:
29
      sub r3, r3, r4
                         ; Subtract wt from weight
      ldr r1, 4[r1]
                         : Move ptr to ptr->next
      bne L0, r1, 0
                         ; Loop back to LO if ptr != NULL
31
```

General Code Percolation

Properties of General Code Percolation

- Ignore errors category
- Lifts Restriction 2 by simply ignoring exceptions
- Requires non-excepting counterpart instructions
- E.g., if a load accesses an invalid address, its destination will be garbage
- May cause an actual exception later if the result is used

General Code Percolation




Figure: Dependence Graph for General Code Percolation with six control dependencies [2].

	U 1	U 2	U 3	U 4
C 1	I-1 add	I-2 ldr	I-5 ldr	
C2				
С3	I-3 btl	I-4 add	l-8 ldr	l-11 ldr
C4	I-6 beq			
C5	I-7 add	I-9 btl	l-10 add	I-12 bne

Figure: By lifting Restriction 2, we are able to schedule the loads earlier at the cost of eventual errors. E.g., 18 which is now above 16 (next == null) will cause errors.

Boosting Code Percolation

Properties of Boosting Code Percolation

- Resolve errors
- Lifts Restriction 1 & 2 with additional hardware support
- Temporarily hold side effects of a boosted instruction
 - Until its branch is executed

Hardware for Boosting

- ullet Superblock o Boosted instruction is in the not-taken part
- ullet 1 to N bits o above how many branches the instruction was moved
- ullet Not taken while boosted instructions are in the pipeline o remove bit
- ullet Taken while boosted instructions are in the pipeline o squash them

Shadow Register File & Shadow Store Buffer [6]

- \bullet If boosted instruction writes back before its branch \to keep its result
 - And delay exception handling until we know the branch outcome
- ullet If branch is not taken o copy result into real register or store buffer
 - If there was an exception, re-execute not-taken part in-order
- \bullet If branch is taken \to squash shadow values, ignore exceptions and go to branch target

Boosting Code Percolation




Figure: If we boost above one branch, we have three control dependencies left [2].

	U 1	U 2	U 3	U 4
C 1	I-1 add	I-2 ldr	I-5 ldr	
C2	I-7 add			
C 3	I-3 btl	I-4 add	l-8 ldr	l-11 ldr
C4	I-6 beq			
C5	I-9 btl	I-10 add	I-12 bne	

Figure: 17 can be scheduled in C2. The incremented count variable will be copied into the real register once branch 16 commits and was not taken.

Practical Study




Figure: 99% positive weights during profiling, increasing percentage of negative weight during benchmarking.

Predication

Many branches are hard to predict.

Minimal Predication Example

```
if (x > 0) y = 10;
else y = 20;
```

Minimal Predication Example

0;

if
$$(x > 0)$$
 y = 10;
else y = 20;

Before If-Conversion:

```
cmp r0, #0
bgt greater
mov r1, #20
b end
greater:
mov r1, #10
end:
```

Minimal Predication Example

if (x > 0) y = 10; else y = 20;

Before If-Conversion:

cmp r0, #0
bgt greater
mov r1, #20
b end
greater:
mov r1, #10
end:

With If-Conversion:


cmp r0, #0
movgt r1, #10
movle r1, #20

Predication




ARMv7 Predication

MOVGT vs MOV



ARMv7 Predication

MOVGT vs MOV




If-converting a real function

If-converting a real function

```
#include <cstdint>
  uint32 t
  computeLoan(bool isHouseLoan, int principal)
5
     //EBB
     uint32_t baseRate = principal * 2 / 100;
    if (isHouseLoan) {
      // TBB
      baseRate = principal * 5 / 100;
    } else {
      // FBB
      baseRate = principal * 7 / 100:
16
     return (baseRate + 5) / 10 * 10:
19 }
```

```
#include <cstdint>
3 uint32_t
  computeLoan(bool isHouseLoan, int principal)
5
     //EBB
     uint32 t baseRate = principal * 2 / 100:
     if (isHouseLoan) {
      // TBB
      baseRate = principal * 5 / 100;
    } else {
      // FBB
      baseRate = principal * 7 / 100:
15
16
     return (baseRate + 5) / 10 * 10:
19 }
```



```
computeLoan(bool, int):
                {r11, lr}
       push
                r11, sp
       sub
                sp, sp, #16
                r0, r0, #1
       and
                r0, [r11, #-1]
       strb
                r1. [sp. #8]
       ldr
                r0, [sp, #8]
                r0, r0, #1
       lsl
       ldr
                r1, .LCPIO_0
                __aeabi_idiv
       bl
                r0, [sp. #4]
       str
       ldrb
                r0, [r11, #-1]
                r0, #1
       tst
                .LBB0_2
       beq
       ldr
                r0, [sp, #8]
       ldr
                r1. .LCPIO 3
                r0, r0, r1
       mul
       ldr
                r1, .LCPIO_0
        bl
                __aeabi_idiv
                r0, [sp, #4]
        str
                .LBBO 3
        b
    .LBB0_2:
                r0, [sp, #8]
       ldr
       ldr
                r1. .LCPIO 2
       mul
                r0, r0, r1
                r1, .LCPI0_0
       ldr
       bl
                __aeabi_idiv
                r0, [sp, #4]
        str
    .LBB0 3:
       ldr
                r0, [sp, #4]
                r0, r0, #5
       add
                r1, .LCPIO_4
       ldr
       bl
                __aeabi_uidiv
       ldr
                r1, .LCPI0_4
                r0, r0, r1
       mul
       mov
                sp, r11
                {r11, pc}
       pop
```

```
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
    computeLoan(bool, int):
         push
                   {r11, lr}
         mov
                    r11, sp
                    sp. sp. #16
         sub
         and
                   r0, r0, #1
                   r0, [r11, #-1]
         strb
         str
                   r1. [sp. #8]
         ldr
                   r0, [sp, #8]
         1s1
                   r0, r0, #1
         1dr
                   r1, .LCPIO_0
         bl
                    __aeabi_idiv
         str
                   r0. [sp. #4]
         ldrb
                   r0, [r11, #-1]
         tst
                   r0, #1
         beq
                    .LBB0_2
         ldr
                   r0, [sp, #8]
         ldr
                   r1. .LCPIO 3
                   r0, r0, r1
         m 11 T
         1dr
                   r1, .LCPIO_0
         bl
                    aeabi idiv
                   r0, [sp. #4]
         str
                    .LBBO 3
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
     .I.BBO 2:
                   r0, [sp, #8]
         ldr
                   r1, .LCPI0_2
         ldr
         mul
                   r0, r0, r1
                   r1, .LCPIO_0
         1dr
         b1
                    __aeabi_idiv
         str
                   r0, [sp, #4]
     .LBB0 3:
         ldr
                   r0, [sp, #4]
                   r0, r0, #5
         add
                   r1, .LCPIO_4
         1dr
         bl
                    aeabi uidiv
         ldr
                   r1. .LCPIO 4
                   r0, r0, r1
         mul
         mov
                   sp, r11
38
                   {r11, pc}
         gog
```

```
computeLoan(bool, int):
                                                     push
             {r11, lr}
    mov
             r11. sp
    sub
             sp, sp, #16
    and
            r0, r0, #1
            r0, [r11, #-1]
    strb
    str
            r1. [sp. #8]
    ldr
            r0, [sp, #8]
    1s1
            r0, r0, #1
    1dr
            r1, .LCPIO_0
    bl
             aeabi idiv
    str
             r0. [sp. #4]
    ldrb
             r0, [r11, #-1]
    1dr
            r3, .LCPI0_3
    ldr
            r4, .LCPI0_2
    cmp
            r0, #1
            r1, r3
    mov
    movne
             r1, r4
    1dr
            r0, [sp, #8]
    mul
            r0. r0. r1
    ldr
            r1, .LCPIO_0
    bl
             aeabi idiv
    str
            r0, [sp, #4]
    ldr
            r0, [sp, #4]
    add
            r0. r0. #5
    ldr
             r1. .LCPIO 4
    b1
             __aeabi_uidiv
            r1, .LCPIO_4
    1dr
    mul
             r0, r0, r1
            sp. r11
    mov
            {r11, pc}
    pop
```

```
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
    computeLoan(bool, int):
         push
                   {r11, lr}
         mov
                   r11, sp
                   sp. sp. #16
         sub
         and
                   r0, r0, #1
                   r0, [r11, #-1]
         strb
         str
                   r1. [sp. #8]
         ldr
                   r0, [sp, #8]
         1s1
                   r0, r0, #1
         1dr
                   r1, .LCPIO_0
         bl
                   __aeabi_idiv
                   r0, [sp. #4]
         str
         ldrb
                   r0, [r11, #-1]
                   r0, #1
         tst
                   .LBB0_2
         beq
16
         1dr
                   r0, [sp, #8]
                   r1. LCPIO 3
         ldr
         mul
                   r0, r0, r1
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
                   r1, .LCPIO_0
         1dr
         b1
                    __aeabi_idiv
                   r0, [sp, #4]
         str
         h
                    .LBBO 3
     .LBB0 2:
                   r0, [sp, #8]
         1dr
         1dr
                   r1, .LCPIO_2
         mul
                   r0, r0, r1
         ldr
                   r1. .LCPIO 0
                   __aeabi_idiv
         b1
         str
                   r0, [sp, #4]
     .I.BBO 3:
         ldr
                   r0. [sp. #4]
         add
                   r0. r0. #5
                   r1, .LCPIO_4
         ldr
         bl
                   __aeabi_uidiv
         ldr
                   r1. .LCPIO 4
         mul
                   r0, r0, r1
         mov
                   sp, r11
         pop
                   {r11, pc}
```


```
computeLoan(bool, int):
                                                             1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
     push
               {r11. 1r}
     mov
              r11, sp
     sub
               sp, sp, #16
     and
               r0, r0, #1
              r0, [r11, #-1]
     strb
     str
              r1, [sp, #8]
     1dr
              r0, [sp, #8]
     lsl
              r0. r0. #1
     ldr
               r1. .LCPIO 0
     bl
               __aeabi_idiv
     str
              r0, [sp, #4]
     ldrh
               r0, [r11, #-1]
     ldr
               r3. .LCPIO 3
     ldr
               r4. .LCPIO 2
     cmp
              r0, #1
                                                             17
     mov
              r1, r3
                                                             18
19
20
21
22
23
24
25
26
27
28
29
30
     movne
              r1, r4
              r0, [sp, #8]
     1dr
     mul
               r0, r0, r1
     ldr
               r1. .LCPIO 0
     b1
               __aeabi_idiv
              r0, [sp, #4]
     str
     ldr
              r0. [sp. #4]
     add
              r0, r0, #5
     1dr
              r1, .LCPI0_4
     bl
               __aeabi_uidiv
              r1, .LCPI0_4
     1dr
     mul
               r0, r0, r1
     mov
              sp. r11
     pop
               {r11, pc}
```

```
computeLoan(bool, int):
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
                  {r11, lr}
         push
        mov
                  r11, sp
         sub
                  sp, sp, #16
        and
                  r0, r0, #1
                  r0, [r11, #-1]
        strb
         str
                  r1. [sp. #8]
        ldr
                  r0, [sp, #8]
                  r0, r0, #1
        1s1
        1dr
                  r1, .LCPIO_0
         bl
                  __aeabi_idiv
         str
                  r0. [sp. #4]
         ldrb
                  r0, [r11, #-1]
         tst
                  r0, #1
         beq
                  .LBB0_2
        ldr
                  r0, [sp, #8]
                  r1. .LCPIO 3
        ldr
        mul
                  r0, r0, r1
                  r1, .LCPIO_0
        ldr
20
                  aeabi idiv
                  r0, [sp, #4]
         str
22
23
24
                  .LBB0_3
         b
    .LBB0_2:
        ldr
                  r0, [sp, #8]
25
        ldr
                  r1. .LCPIO 2
26
        mul
                  r0, r0, r1
        ldr
                  r1. .LCPIO 0
28
         bl
                  aeabi idiv
29
                  r0, [sp, #4]
         str
30
31
32
33
34
35
36
37
38
    .LBB0_3:
                  r0, [sp, #4]
        ldr
         add
                  r0, r0, #5
        ldr
                  r1. .LCPIO 4
                  __aeabi_uidiv
        bl
        ldr
                  r1, .LCPIO_4
                  r0, r0, r1
        mul
                  sp, r11
        mov
                  {r11, pc}
         pop
```

```
computeLoan(bool, int):
                                                            2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
    push
              {r11. lr}
              r11, sp
    mov
     sub
              sp, sp, #16
    and
              r0, r0, #1
    strb
              r0, [r11, #-1]
    str
              r1. [sp. #8]
    ldr
              r0, [sp, #8]
              r0, r0, #1
    1s1
    1dr
              r1, .LCPIO_0
              aeabi idiv
    bl
              r0. [sp. #4]
    str
    ldrb
              r0, [r11, #-1]
    1dr
              r3, .LCPI0_3
    ldr
              r4, .LCPI0_2
              r0. #1
    cmp
    mov
              r1, r3
    movne
              r1, r4
              r0, [sp, #8]
    ldr
              r0, r0, r1
    mul
                                                            21
    ldr
              r1. .LCPIO 0
    bl
              aeabi idiv
                                                            23
24
25
26
27
28
29
30
31
    str
              r0, [sp, #4]
              r0. [sp. #4]
    ldr
              r0, r0, #5
    add
              r1, .LCPI0_4
    1dr
    bl
               __aeabi_uidiv
    ldr
              r1. .LCPIO 4
    mul
              r0, r0, r1
    mov
              sp, r11
    pop
              {r11, pc}
```

If-converting a real function, benchmarks

If-converting a real function, benchmarks



Pros

↑ Reduces Code Size

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches
 - Removes branch misprediction penalty
 - Improves IPC
 - Makes execution time predictable

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches
 - Removes branch misprediction penalty
 - Improves IPC
 - Makes execution time predictable

Cons

↑ Increases Code Size

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches
 - Removes branch misprediction penalty
 - Improves IPC
 - Makes execution time predictable

- ↑ Increases Code Size
- ↑ Sometimes we need to execute more instructions

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches
 - Removes branch misprediction penalty
 - Improves IPC
 - Makes execution time predictable

- ↑ Increases Code Size
- ↑ Sometimes we need to execute more instructions
 - Increases the I-Cache pressure
 - Increase pressure on registers

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches
 - Removes branch misprediction penalty
 - Improves IPC
 - Makes execution time predictable

- ↑ Increases Code Size
- ↑ Sometimes we need to execute more instructions
 - Increases the I-Cache pressure
 - Increase pressure on registers
- ↑ Makes the architecture more complex
 - More area and power consumption

Pros

- ↑ Reduces Code Size
- ↑ Removes Branches
 - Removes branch misprediction penalty
 - Improves IPC
 - Makes execution time predictable

- ↑ Increases Code Size
- ↑ Sometimes we need to execute more instructions
 - Increases the I-Cache pressure
 - Increase pressure on registers
- ↑ Makes the architecture more complex
 - More area and power consumption
- ↑ Does not interact positively with OOO

Questions & References I

- [1] Roger A. Bringmann, Scott A. Mahlke, and Wen-mei W. Hwu. "A study of the effects of compiler-controlled speculation on instruction and data caches". In: HICSS (1). 1995, pp. 211–220. URL: https://doi.org/10.1109/HICSS.1995.375392.
- [2] P.P. Chang et al. "Three architectural models for compiler-controlled speculative execution". In: *IEEE Transactions on Computers* 44.4 (1995), pp. 481–494. DOI: 10.1109/12.376164.
- [3] Wen-mei Hwu et al. "The Superblock: An Effective Technique for VLIW and Superscalar Compilation". In: The Journal of Supercomputing 7 (May 1993), pp. 229–248. DOI: 10.1007/BF01205185.

Questions & References II

- [4] Scott A. Mahlke et al. "Sentinel scheduling: a model for compiler-controlled speculative execution". In: ACM Trans. Comput. Syst. 11.4 (Nov. 1993), pp. 376–408. ISSN: 0734-2071. DOI: 10.1145/161541.159765. URL: https://doi.org/10.1145/161541.159765.
- [5] LLVM Project. LLVM Project Profile Data Tool. https://llvm.org/docs/CommandGuide/llvm-profdata.html. Accessed: 27-Nov-2024.
- [6] Michael D. Smith, Monica S. Lam, and Mark A. Horowitz. "Boosting beyond static scheduling in a superscalar processor". In: Proceedings of the 17th Annual International Symposium on Computer Architecture. ISCA '90. Seattle, Washington, USA: Association for Computing Machinery, 1990, pp. 344–354. ISBN: 0897913663. DOI: 10.1145/325164.325160. URL: https://doi.org/10.1145/325164.325160.

Backup: Speculation Code Example

```
ldr r1, _ptr
                         : Initialize
      mov r7, 0
      mov r2, 0
      mov r3. 0
      bea L3, r1, 0
6 LO:
      add r2, r2, 1
                         : I1: Increment count
      ldr r4, 0[r1]
                        ; I2: Load ptr->wt into r4
      btl L1, r4, 0
                         ; I3: If wt < 0, branch to L1
      add r3, r3, r4
                         ; I4: Add wt to weight
      ldr r5, 4[r1]
                        ; I5: Load ptr->next into r5
      beq L3, r5, 0
                         ; I6: If next is NULL, jump to L3
      add r2, r2, 1
                         : I7: Increment count
     ldr r6, 0[r5]
                         : I8: Load next->wt into r6
14
      btl L1X, r6, 0
                         ; I9: If wt < 0, branch to L1X
      add r3, r3, r6
                         ; I10: Add wt to weight
      ldr r1, 4[r5]
                        ; I11: Move ptr to ptr->next->next
      bne L0, r1, 0
                         ; I12: Loop back to LO if ptr != NULL
18
19 L3:
      beg L4, r2, 0
                         ; If count == 0, skip division
      div r7, r3, r2
21
      str _avg, r7
22
23 L4:
24 ; . . .
25 L1X:
26
      mov r1, r5
                        ; Adjust ptr = ptr->next
      mov r4. r6
                         : Move wt to r4 for subtraction
28 L1:
      sub r3, r3, r4
                         ; Subtract wt from weight
      ldr r1, 4[r1]
                         : Move ptr to ptr->next
      bne L0, r1, 0
                         ; Loop back to LO if ptr != NULL
31
```

Sentinel Scheduling

Properties of Sentinel Scheduling [4]

- Resolve errors
- Lifts Restriction 2
- Split excepting instructions into two:
- Operation-part which can be moved
- Sentinel-part remains in home block and checks for exceptions

Hardware for Sentinel Scheduling

- Additional bit in opcode to mark speculative instructions
- Registers need exception tag
- Sentinel instruction (a mov)