Predication and Speculation

Compilers for High Performance Computers

Stefano Petrilli stefano.petrilli@upc.edu

Jakob Eberhardt jakob.eberhardt@estudiantat.upc.edu

November 17, 2024

Problem Introduction

```
void process_data(int *data, int size) {
   for (int i = 0; i < size; i++) {
      if (data[i] < 50) {
          data[i] = 0;
      }
}</pre>
```

Listing: For size=100000000, we take 1.348 seconds

Conditional Codes

- Concern control flow of the program
- Jump to a different instruction based on a condition
- May effect performance

Instructions have to wait for dependencies




Figure: We need to wait for data[i] to be written back to w0 for the comparison. We also need to wait for b.ge to finish to know which instruction to fetch next

Instructions have to wait for dependencies

Problem

- We have to wait for data[i] to be loaded
- We cannot exploit available resources
- We do not know which instruction to fetch next
- Pipeline stalls, IPC↓
- We need to reduce the cost of conditional branching




Figure: A Cache miss may effect the pipeline even more.

Methods

Software Predication Prediction

Hardware

Speculation

- Speculate about control flow at run time while compiling
- Generate additional code, e.g., compensation code

Predication

- Execute multiple branches
- Select correct result when condition arrives
- Requires special instructions, e.g., cmov

Prediction

- Try to predict control flow during run time
- Using a hardware structure such as a branch predictor

Speculation

Definition

"An instruction is *speculatively* executed if it is moved above a conditional branch that it is control dependent upon" [1]

- Compiler-controlled
 - Speculate about real control flow
 - Try to enable other optimization opportunities
- Control Speculation
 - Execute instructions before control flow was determined
- Data Speculation
 - Execute instructions with potentially wrong data

Exceptions

Туре	Behavior	Example
safe	Never causes an exception to	Register-to-register operations
	a dominating block	
unsafe	Can always cause an exception	Loads, certain floating-point
	to a dominating block	instructions

Predicated Execution without Branching

```
1 loop_predicated:
     cmp w21, w20
                                        // compare i with size
                                        // if i >= size, exit
     b.ge end_predicated
         loop
                                        // w0 = data[i]
     ldr w0, [x19, w21, UXTW #2]
5
     cmp w0, #50
6
      csel w0, wzr, w0, lt
                                        // \text{ if } w0 < 50, w0 = 0;
         else w0 = w0
                                        // data[i] = w0
      str w0, [x19, w21, UXTW #2]
     add w21, w21, #1
                                        // i++
     b loop_predicated
```

Speculative Execution with Branching

```
1 loop_speculative:
     cmp w21, w20
                                   // compare i with size
                                   // if i >= size, exit loop
     b.ge end_speculative
     ldr w0, [x19, w21, UXTW #2] // w0 = data[i]
     cmp w0, #50
6
     b.ge skip_update
                                   // if data[i] >= 50, skip
         update
     mov w0, #0
                                   // w0 = 0
     str w0, [x19, w21, UXTW #2] // data[i] = w0
10
 skip_update:
                                   // i++
     add w21, w21, #1
     b loop_speculative
12
```

References & Questions I

[1] P.P. Chang et al. "Three architectural models for compiler-controlled speculative execution". In: *IEEE Transactions on Computers* 44.4 (1995), pp. 481–494. DOI: 10.1109/12.376164.