

## **Embedded Control Handbook**

SERVING A COMPLEX AND COMPETITIVE
WORLD WITH FIELD-PROGRAMMABLE
EMBEDDED CONTROL
SYSTEM SOLUTIONS



"Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information, or infringement of patents arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights."

PIC is a registered trademark of Microchip Technology Inc. in the U.S.A.

The Microchip logo and name are trademarks of Microchip Technology Incorporated.

The Embedded Control Solutions Company is a trademark of Microchip Technology Inc.

 $\mathit{fuzzy}$ LAB, PICMASTER, PRO MATE, PICSTART, PICSEE, PICPRO, TrueGauge, Total Endurance, UniMouse, SEEVAL, Smart Serial and SQTP are trademarks of Microchip Technology Inc.

All rights reserved. Copyright © 1994, Microchip Technology

ALLPRO is a trademark of Logical Devices, Inc. Apple and Macintosh are registered trademarks of Apple Computer, Inc.

Apple Desktop Bus is a trademark of Apple Computer, Inc. CompuServe is a registered trademark of CompuServe, Inc. Data I/O is a registered trademark of Data I/O Corp. DSPLAY is a trademark of Burr Brown Corp.

DFDP is a trademark of Atlanta Signal Processing Inc. fuzzyTECH is a registered trademark of INFORM Software Corp.

Hatachi is a registered trademark of Hatachi.

I2C is a trademark of Philips Corp.

IBM, IBM PC, PC/XT and AT are registered trademarks of IBM Corp

INFORM is a trademark of INFORM Software Corp.

Intel is a trademark of Intel Corp.

MathCad is a trademark of MathSoft Inc.

Excel, Microsoft, Mouse Systems, MS-DOS are registered trademarks of Microsoft Corp.

Microwire and Tri-State are trademarks of National Semiconductor.

Mouse Systems is a registered trademark of MSC Technologies, Inc.
PROCOMM is a registered trademark of Datastorm

Technologies, Inc.

SMC is a trademark of Standard Microsystems Corp. Unisite, PROMLINK, PROCOMM, SITE, Site 48, ChipSite, PinSite, SetSite, HiTerm and HandlerSite are trademarks of Data I/O Corporation.

Windows is a trademark of Microsoft Corp.

All other trademarks mentioned herein are the property of their respective companies.



## **Table of Contents**

SECTION 1	INTRODUCTION TO EMBEDDED SOLUTIONS FROM MICROCHIP	PAGE
	Embedded Control Overview	1- 1
	PIC16/17 Families Overview and Road Map	1- 1
	PIC16C5X: Base-Line Family	1- 1
	PIC16CXX: Mid-Range Family	1- 1
	PIC17CXX: High-End Family	
	PIC16/17 Naming Convention	1- 4
	Serial EEPROM Overview	1- 6
	OTP EPROM Overview	1- 6
	The Advantages of One-Time-Programmable	
	Application Specific Standard Products	1- 8
	Ease of Production Utilizing Quick Turn Programming (QTP) and Serialized Quick Turn	
	Programming (SQTP™)	1- 8
	What's New in the 1994/95 Embedded Control Handbook	
	What's Changed in the 1994/95 Embedded Control Handbook	1- 10
SECTION 2	PIC16C5X APPLICATION NOTES	
	A Comparison of Low End 8-Bit Microcontrollers - AN520	
	Power-Up Considerations - AN522	
	Software Interrupt Techniques - AN514	
	Software Stack Management - AN527	2- 19
	Implementing Long Calls - AN581	2- 23
	Macros for Page and Bank Switching - AN586	2- 27
	Implementing Wake-Up on Keystroke - AN528	2- 47
	Interfacing to AC Power Lines - AN521	2- 51
	Frequency Counter Using PIC16C5X - AN592	2- 53
	Analog to Digital Conversion - AN513	
	Implementing Ohmeter/Temperature Sensor - AN512	
	Implementing a Simple Serial Mouse Controller - AN519	
	Intelligent Remote Positioner - AN531	
	A Clock Design Using the PIC16C54 for LED Displays and Switch Inputs - AN590	
	Multiplexing LED Drive and a 4 x 4 Keypad Sampling - AN529	
	Using PIC16C5X Microcontrollers as LCD Drivers - AN563	
	PLD Replacement - AN511	
	Serial Port Routines Without Using the RTCC - AN593	
	Implementation of an Asynchronous Serial I/O - AN510	
	Using PIC16C5X as a Smart I <sup>2</sup> C™ Peripheral - AN541	
	PIC16C54A EMI Results - AN577	
SECTION 3	PIC16CXX APPLICATION NOTES	
	Using the PortB Interrupt on Change as an External Interrupt - AN566	3- 1
	Implementing Wake Up on Keystroke - AN552	
	Using the 8-Bit Parallel Slave Port - AN579	
	A PC-Based Development Programmer for the PIC16C84 - AN589	
	Using the CCP Modules - AN594	
	Interfacing to an LCD Module - AN587	
	Using Timer1 in Asynchronous Clock Mode - AN580	
	Low-Power Real Time Clock - AN582	
	Using the Analog to Digital Converter - AN546	
	Four Channel Digital Voltmeter with Display and Keyboard - AN557	
	Apple® Desktop Bus - AN591	
	Software Implementation of Asynchronous Serial I/O - AN555	
	Software Implementation of I <sup>2</sup> C™ Bus Master - AN554	
	Use of the SSP Module in the I <sup>2</sup> C Multi-Master Environment - AN578	

3





SECTION 4	PIC17CXX APPLICATION NOTES	PAGE
	Saving and Restoring Status on Interrupt - AN534	4- 1
	Implementing Table Read and Table Write - AN548	4- 3
	Frequency and Resolution Options for PWM Outputs - AN539	4- 7
	Using PWM to Generate Analog Output - AN538	
	Using the PWM - AN564	4- 17
	Using the Capture Module - AN545	4- 29
	Serial Port Utilities - AN547	4- 53
	Math Utility Routines - AN544	4- 63
	Implementing IIR Digital Filters - AN540	4-129
	Implementation of Fast Fourier Transforms - AN542	4-145
	Tone Generation - AN543	4-163
	Servo Control of a DC Brush Motor - AN532	
	Implementation of the Data Encryption Standard Using PIC17C42 - AN583	4-273
SECTION 5	PIC16/17 APPLICATION NOTES	
	Implementing a Table Read - AN556	
	Techniques to Disable Global Interrupts - AN576	
	IEEE 754 Compliant Floating-Point Routines - AN575	
	PIC16C5X / 16CXX Utility Math Routines - AN526	
	•	
	A Real-Time Operating System for PIC16/17 - AN585 PIC16/17 Oscillator Design Guide - AN588	
	PICMASTER™ Support of Microsoft® Windows™ DDE - AN584	5-231
SECTION 6	ASSP PRODUCTS APPLICATION NOTES	
	Calibrating the MTA11200 System - AN570	6- 1
	Communicating with EEPROM in MTA8XXXX - AN571	6- 21
	Hardware and Software Resolution for a Pointing Device - AN569	6- 33
SECTION 7	INTERFACING PIC16/17 WITH SERIAL EEPROMS	
	Communicating with I <sup>2</sup> C Bus Using the PIC16C5X - AN515	7- 1
	Interfacing 93CX6 Serial EEPROMs to the PIC16C5X Microcontrollers- AN530	
	Logic Powered Serial EEPROMs - AN535	7- 29
SECTION 8	SERIAL EEPROMS TUTORIALS AND APPLICATION NOTES	
	Basic Serial EEPROM Operation - AN536	8- 1
	Everything a System Engineer Needs to Know About	
	Serial EEPROM Endurance - AN537	8- 15
	Using the Microchip Endurance Predictive Software - AN562	
	Interfacing 24LCXXB Serial EEPROMs to the PIC16C54 - AN567	
	Using the 24XX65 and 24XX32 with Stand-alone PIC16C54 Code - AN558	
	24C01A Compatibility Issue and Its Mobility for Memory Upgrade - AN517	
	Optimizing Serial Bus Operations with Proper Write Cycle Times - AN559	
	Using the 93LC56 and 93LC66 - AN560	
	1.8 Volt Technology - Benefits - AN550	
	Serial EEPROM Solutions vs. Parallel Solutions - AN551	
	Questions and Answers Concerning Serial EEPROMs - AN572	
	Questions and Answers Concenting Senai Ele Noins - Ansi 2	0-123

ı			
,	-	٩	
Þ	0		
١	_	4	

7		١	
7	ï	١	
v	,	1	

#### 7





## **Table of Contents**

SECTION 9	DEVELOPMENT TOOLS	PAGE
	Development System Selection Chart	9- 1
	Microchip Bulletin Board Service (BBS)	9- 3
	Systems Information Line	9- 5
	Application Specific Standard Products Tools:	
	PICSEE™ Product Development Tools	9- 7
	TrueGauge™ Intelligent Battery Management Development Tool	9- 11
	Logic Product Tools:	
	PICMASTER™ Product Brief	9- 17
	PRO MATE™ Product Brief	
	PICSTART™-16B1 Product Brief	
	PICSTART™-16C Product Brief	
	PICDEM-1 Product Brief	
	PICDEM-2 Product Brief	
	MPASM Universal Assembler Product Brief	
	MPSIM Simulator Product Brief	9- 35
	MP-C Product Brief	
	fuzzyTech®-MP Product Brief	9- 39
	Memory Products Tools:	
	Total Endurance™ Serial EEPROM Endurance Model	
	Designer's Kit	9- 43
SECTION 10	SELECTED READING OF MICROCHIP ARTICLES	
	Selected Reading	10- 1
SECTION 11	OFFICE LOCATIONS	
	Factory Representatives	
	Distributors	
	Fasterii Calaa	44 47

9

10

11





#### CROSS REFERENCE GUIDE TO APPLICATION NOTES - ALPHABETICAL

		Page
24C01A Compatibility Issues and Its Mobility for Memory Upgrade	AN517	8- 93
A Clock Design Using the PIC16C54 for LED Displays and Switch Inputs		
Analog to Digital Conversion		
A PC-Based Development Programmer for the PIC16C84	AN589	3- 15
Apple Desktop Bus		
Basic Serial EEPROM Operation		
Calibrating the MTA11200		
Communicating with EEPROM in MTA85XXXX		
Communicating with I <sup>2</sup> C Bus Using PIC16C5X	AN515	7- 1
Comparison of 8-Bit Microcontrollers		
Disabling Global Interrupts	AN576	5- 5
Everything a System Engineer Needs to Know About		
Serial EEPROM Endurance	AN537	8- 15
IEEE 754 Compliant Floating Point Routines	AN575	5- 11
Four Channel Digital Volt Meter with Display and Keyboard	AN557	3-141
Frequency and Resolution Options for PWM Outputs		
Frequency Counter Using PIC16CXX	AN592	2- 53
Hardware and Software Resolution for a Pointing Device	AN569	6- 33
Implementation of the Data Encryption Standard Using PIC17C42	AN583	4-273
Implementing a Table Read	AN556	5- 1
Implementing a Simple Serial Mouse Controller		
Implementing an LCD Controller		
Implementing IIR Digital Filters	AN540	4-129
Implementing Long Calls		
Implementing Ohmmeter/Temperature Sensor		
Implementing Table Read and Table Write		
Implementing Wake-Up on Keystroke		
Implementing Wake Up on Keystroke		
Implementation of an Asynchronous Serial I/O		
Implementation of Fast Fourier Transforms		
Intelligent Remote Positioner		
Interfacing 93CX6 Serial EEPROMs to the PIC16C5X Microcontrollers $\dots$		
Interfacing 24LCXX Serial EEPROMs to the PIC16C54		
Interfacing to AC Power Lines	AN521	2- 51
Interfacing to an LCD Module		
Logic Powered Serial EEPROMs		
Low Power Clock		
Macros for Page and Bank Switching		
Math Utility Routines (PIC17CXX)	AN544	4- 63
1.8 Volt Technology - Benefits		
Optimizing Serial Bus Operations with Proper Write Cycle Times	ANGGO	0-119
PIC16/17 Oscillator Design Guide		
PIC16C5X / 16CXX Utility Math Routines		
PICHOSA / 16CAX Utility Matri Routines	AN520	5-09
PLD Replacement		
PortB as External Interrupt		
Power-Up Considerations		
Questions and Answers Concerning Serial EEPROMs	AN572	8-125
Real Time Operating System for PIC16/17	AN585	5-167
Saving and Restoring Status on Interrupt	AN534	4- 1
Serial EEPROM Solutions vs. Parallel Solutions	AN551	8-121
Serial Port Routines Without Using the RTCC		





#### CROSS REFERENCE GUIDE TO APPLICATION NOTES - ALPHABETICAL (continued)

		<u>Page</u>
Serial Port Utilities	AN547	4- 53
Servo Control of a DC Brush Motor		
Software Implementation of Asynchronous Serial I/O	AN555	3- 181
Software Implementation of I <sup>2</sup> C Bus Master	AN554	3- 223
Software Interrupt Techniques		
Software Stack Management		
Tone Generation	AN543	4- 163
Use of the SSP Module in the I2C Multi-Master Environment	AN578	3-297
Using PIC16C5X as a Smart I2C Peripheral	AN541	2- 19
Using PWM to Generate Analog Output	AN538	4- 15
Using the 8-Bit Parallel Slave Port	AN579	3- 9
Using the Capture Module	AN545	4- 29
Using the CCP Module	AN594	3- 21
Using the PWM	AN564	4- 17
Using the Analog to Digital Converter		
Using the Microchip Endurance Predictive Software	AN562	8- 23
Using the 24XX65 and 24XX32 with Stand-alone PIC16/17 Code	AN558	8- 53
Using the 93LC56 and 93LC66	AN560	8- 99
Heing Timer1 in Asynchronous Clock Mode	ANESO	2 05





#### CROSS REFERENCE GUIDE TO APPLICATION NOTES - NUMERICAL

		Pč	age
AN510	Implementation of an Asynchronous Serial I/O	2-	171
AN511	PLD Replacement		
AN512	Implementing Ohmmeter/Temperature Sensor		
AN513	Analog to Digital Conversion		
AN514	Software Interrupt Techniques		15
AN515	Communicating with I <sup>2</sup> C Bus Using PIC16C5X		1
AN517	24C01A Compatibility Issues and Its Mobility for Memory Upgrade		93
AN519	Implementing a Simple Serial Mouse Controller		71
AN520	Comparison of 8-Bit Microcontrollers		1
AN521	Interfacing to AC Power Lines		51
AN522	Power-Up Considerations		11
AN526	PIC16C5X/16CXX Math Utility Routines		89
AN527	Software Stack Management		19
AN528	Implementing Wake-Up on Keystroke		
AN529	Multiplexing LED Drive and a 4 x 4 Keypad Sampling		
AN530	Interfacing 93CX6 Serial EEPROMs to the PIC16C5X		
AN531	Intelligent Remote Positioner		
AN532	Servo Control of a DC Brush Motor		
AN534	Saving and Restoring Status on Interrupt		1
AN535	Logic Powered Serial EEPROMs		29
AN536			29 1
	Basic Serial EEPROM Operation	0-	- 1
AN537	Everything a System Engineer Needs to Know About	0	4.5
ANICOO	Serial EEPROM Endurance		15
AN538	Using PWM to Generate Analog Output		15 7
AN539	Frequency and Resolution Options for PWM Outputs		-
AN540	Implementing IIR Digital Filters		
AN541	Using PIC16C5X as a Smart I <sup>2</sup> C Peripheral		
AN542	Implementation of Fast Fourier Transforms		
AN543	Tone Generation		
AN544	Math Utility Routines		
AN545	Using the Capture Module		
AN546	Using the Analog to Digital Converter		
AN547	Serial Port Utilities		
AN548	Implementing Table Read and Table Write		3
AN550	1.8 Volt Technology - Benefits		
AN551	Serial EEPROM Solutions vs. Parallel Solutions		
AN552	Implementing Wake Up on Keystroke		5
AN554	Software Implementation of I <sup>2</sup> C Bus Master		
AN555	Software Implementation of Asynchronous Serial I/O		
AN556	Implementing a Table Read		
AN557	Four Channel Digital Volt Meter with Display and Keyboard		
AN558	Using the 24XX65 and 24XX32 with Stand-alone PIC16/17 Code		
AN559	Optimizing Serial Bus Operations with Proper Write Cycle Times		
AN560	Using the 93LC56 and 93LC66		
AN562	Using the Microchip Endurance Predictive Software		
AN563	Implementing an LCD Controller		
AN564	Using the PWM		
AN566	PortB as External Interrupt		1
AN567	Interfacing 24LCXX Serial EEPROMs to the PIC16C54		
AN569	Hardware and Software Resolution for a Pointing Device		33
AN570	Calibrating the MTA11200		1
AN571	Communicating with EEPROM in MTA85XXX		
AN572	Questions and Answers Concerning Serial EEPROMs	8-	125
AN575	IEEE 754 Compliant Floating Point Routines	5-	11





#### CROSS REFERENCE GUIDE TO APPLICATION NOTES - NUMERICAL (continued)

AN576	Disabling Global Interrupts	5-	5
AN577	PIC16C54A EMI Results	2- :	207
AN578	Use of the SSP Module in the I <sup>2</sup> C Multi-Master Environment	3-2	297
AN579	Using the 8-Bit Parallel Slave Port	3-	9
AN580	Using Timer1 in Sleep		
AN581	Implementing Long Calls	2-	23
AN582	Low Power Clock		
AN583	Implementation of the Data Encryption Standard Using PIC17C42	4- :	273
AN584	PICMASTER Support of Microsoft Windows' DDE	5-3	231
AN585	Real Time Operating System	5-	167
AN586	Macros for Page and Bank Switching	2-	27
AN587	Interfacing to an LCD Module	3-	49
AN588	PIC16/17 Oscillator Design Guide	5-3	213
AN589	A PC-Based Development Programmer for the PIC16C84	3-	15
AN590	A Clock Design Using the PIC16C54 for LED Displays and Switch Inputs.	2-	99
AN591	Apple Desktop Bus	3-	169
AN592	Frequency Counter Using PIC16C5X	2-	53
AN593	Serial Port Routines Without Using the RTCC	2-	165
AN594	Using the CCP Module	3-	21





#### CROSS REFERENCE CHART TO APPLICATION NOTES - BY SUBJECT

Please note that application software written for one family is easily converted to fit another.

Subject	PIC16C5X	PIC16CXX	PIC17CXX	ASSP	Serial EEPROM
24CXX serial EEPROM interface	AN515				
93CX6 serial EEPROM interface	AN530				
A/D conversion	AN513	AN546			
AC power line, interface to	AN521				
Addition, 16+16	AN526		AN544		
Addition, fixed point	AN526	AN526	AN544		
Addition, floating point	AN575	AN575	AN575		
Alarm clock implementation	AN529				
Analog to digital conversion	AN513				
Apple desktop bus interface		AN591			
Asynchronous serial port implementation in software	AN510				
Battery management IC				AN570	
Bank switching macros	AN586				
BCD addition	AN526	AN526	AN544		
BCD conversion routines	AN526	AN526	AN544		
BCD subtraction	AN526	AN526			
BCD to binary	AN526	AN526	AN544		
Binary to BCD	AN526	AN526			
Brown-out circuits	AN522	AN522			
Capacitance measurement	AN512				
Capture routines		AN594	AN545		
CCP module		AN594			
Chip select with Vcc					AN535
Clock/calendar implementation	AN529	AN582			
Compare routines		AN594			
Comparison of low-end 8-bit microcontrollers	AN520				
Compatibility - 24C01A					AN517
Compatibility - 93C06					AN516
Data encryption			AN583		
Data Memory Bank Switching Macros	AN586				
D/A using PWM			AN538		
DDE, using PICMASTER's	AN584	AN584	AN584		
DES data encryption			AN583		
Digital voltmeter		AN557			
Digital filters			AN540		
Division, 16/16, unsigned	AN526	AN526	AN544		
Division, 16/16, signed	AN526	AN526	AN544		
Division, fixed point	AN526	AN526	AN544		





#### CROSS REFERENCE CHART TO APPLICATION NOTES - BY SUBJECT (continued)

Subject	PIC16C5X	PIC16CXX	PIC17CXX	ASSP	Serial EEPROM
Division, floating point	AN575	AN575	AN575		
DTMF generation			AN543		
EMI Results	AN577				
Endurance					AN537
Endurance predictive model					AN562
FFT			AN575		
Floating point addition	AN575		AN575		
Floating point multiplication	AN575		AN575		
Floating point routines	AN575		AN575		
Floating point subtraction	AN575		AN575		
Frequency Counter	AN592				
Frequency measurement			AN545		
Global interrupts	AN576	AN576	AN576		
I/O expansion			AN547		
I <sup>2</sup> C implementation (for serial EE interface only)	AN515			AN571	
I <sup>2</sup> C implementaion	AN541	AN554			
I <sup>2</sup> C multi-master operation		AN578			
IIR filter			AN540		
Interfacing to 24C32/65					AN558
Interfacing to 24CXX					AN515
Interfacing to 24LCXX					AN567
Interfacing to 93CX6					AN530
Interfacing to 93LC56/66					AN560
Interface to serial A/D	AN531				
Interrupt, disabling global	AN576	AN576	AN576		
Interrupt, PORTB		AN566			
Interrupt, software	AN514				
Keypad interface	AN528/AN529	AN557			
LCD, direct driving with PIC16C5X	AN563				
LCD module interface	AN587	AN587			
LED display interfacing	AN529/590	AN557			
Long calls	AN581				
Low power clock		AN582			
Macros, page and bank switching	AN586				
Math routines	AN526/AN575	AN526/AN575	AN544/AN575		
Measuring capacitance	AN512				
Measuring frequency	AN592		AN545		
Measuring period			AN545		
Measuring pulse-width		AN594	AN545		





#### CROSS REFERENCE CHART TO APPLICATION NOTES - BY SUBJECT (continued)

Subject	PIC16C5X	PIC16CXX	PIC17CXX	ASSP	Serial EEPROM
Measuring resistance	AN512				
Measuring temperature	AN512				
Microwire interface	AN531				
Motor control	AN531		AN532		
Mouse, serial	AN519				
MTA11200, calibrating				AN570	
Multiplexing LED and keypad	AN529				
Multiplication, 8 x 8, unsigned	AN526		AN544		
Multiplication, 16 x 16, unsigned	AN526		AN544		
Multiplication, 16 x 16, signed	AN526		AN544		
Multiplication, fixed point	AN526		AN544		
Multiplication, floating point	AN575		AN575		
Oscillator design	AN588	AN588	AN588		
Page switching macros	AN586				
Parallel slave port		AN579			
Parity generation		AN555	AN547		
Period measurement			AN545		
PIC16C84 development programmer			AN589		
PID	AN531		AN532		
PLA implementation	AN511				
PLD replacement using PIC16CXX	AN511				
Pointing device				AN569	
Position control	AN531		AN532		
Positioner	AN531				
Power-on Reset	AN522				
Program Memory Page Switching Macros	AN586				
Pseudo-random number generation			AN544		
Pulse width measurement			AN545		
PWM, using		AN594	AN564		
PWM, choosing frequency		AN594	AN539		
PWM, choosing resolution		AN594	AN539		
PWM generation in software	AN531				
PWM routines		AN594	AN539		
PWM to analog output			AN538		
Quadrature encoder interface			AN532		
Random number generation, Gaussian			AN544		
Random number generation			AN544		
Real time clock (TMR1)		AN580/AN582			





#### CROSS REFERENCE CHART TO APPLICATION NOTES - BY SUBJECT (continued)

Subject	PIC16C5X	PIC16CXX	PIC17CXX	ASSP	Serial EEPROM
Real time clock implementation (from AC power line)	AN521				
Real time operating system (RTOS)	AN585	AN585	AN585		
Resistance measurement	AN512				
RS232 interface			AN547		
SEEPROM operation					AN536
Sequencer implementation	AN511				
Serial EEPROM interfacing	AN515				
Serial port (USART) simple routines		AN555	AN547		
Serial A/D interface	AN531				
Servo control			AN532		
Slave port		AN579			
Sine wave generation			AN543		
Software stack	AN527		AN534		
Square root	AN526	AN526	AN544		
Stack management in software	AN527		AN534		
State machine implementation	AN511				
Status save and restore	AN534				
Subtraction, 16 + 16	AN526/AN575	AN575	AN544/AN575		
Subtraction, fixed point					
Subtraction, floating point	AN526		AN544		
Table Read	AN556	AN556	AN548/AN556		
Temperature measurement	AN512				
Thermostat implementation	AN512				
Timer1 in asynchronous mode		AN580			
Tone generation			AN543		
Trajectory generation			AN532		
TrueGauge calibration				AN570	
UART, software implementation	AN510/AN593	AN555			
USART routines			AN547		
Velocity control			AN532		
Voltmeter implementation		AN157			
Wake up on key-stroke	AN528	AN552			
Write cycle optimization					AN559
Zero crossing detect	AN521				





# SERVING A COMPLEX AND COMPETITIVE WORLD WITH FIELDPROGRAMMABLE EMBEDDED CONTROL SYSTEM SOLUTIONS

## Motivated by customer requirements....

"Microchip Technology Incorporated draws its impetus from the technology expectations of a large base of long-standing customers. Microchip responds quickly with technology to serve our customers' needs. Moreover, as a fully integrated IC manufacturer, Microchip deploys its panoply of resources to act timely and efficiently, and on a worldwide scale in providing: Technology Development, Design, Wafer Fabrication, Assembly and Test, Quality, Reliability and Customer Support.

## ...and powered by continuous improvement...

"Worldwide competition leaves no room for divergence or mediocrity. Microchip Technology, committed to focus on and continuously improve all the aspects of its business, takes pride in its unique corporate culture. To improve performance, our employees are encouraged to analyze their methods continually. Personal empowerment expands the capability of personal responsibility to continually serve our customers better.


#### ...riding, leading and pushing the wave of technological change.

"Our industry's life-line is innovation. The fast pace of technological change is inherent in our industry. Microchip Technology has accelerated the rate of change of its technology and products to leadership in providing field-programmable space-sensitive embedded control solutions.

"Change is our ally. Driving and managing customer-focused change is our winning strategy."

\*\*\*\*insert signature here \*\*\*\*

Steve Sanghi President & Chief Executive Officer





### MICROCHIP TECHNOLOGY INCORPORATED

#### **Company Profile**

#### **HIGHLIGHTS**

- Focused on providing high-performance, fieldprogrammable embedded control solutions
- An experienced executive team focussed on innovation
- Offers RISC 8-bit field-programmable microcontrollers and supporting logic products
- Offers Serial and Parallel EEPROMs and EPROMs
- Offers complementary Application Specific Standard Products
- · Fully integrated manufacturing
- A global network of manufacturing and customer support facilities
- A unique corporate culture dedicated to continuous improvement

#### **BUSINESS SCOPE**

Microchip Technology Incorporated manufactures and markets a variety of VLSI CMOS semiconductor components to support the embedded control market. In particular, the company specializes in highly integrated, RISC microcontrollers, application specific standard products and related non-volatile memory products to meet growing market requirements for high performance, yet economical embedded control capability in an increasing number of price-sensitive products. Microchip's products feature the industry's most economical OTP (One-Time-Programmable), ROM and EPROM capability, along with the compact size, integrated functionality, ease of development and technical support so essential to timely and cost-effective product development by our customers.

#### **MARKET FOCUS**

Microchip Technology targets selected markets where our advanced designs, progressive process technology and industry-leading operating speeds enable us to deliver decidedly superior performance. The company has positioned itself to maintain a dominant role as a supplier of high performance field-programmable microcontrollers and associated memory and logic products for embedded control applications.

(Chandler facility photo)

#### Chandler, Arizona:

Company headquarters near Phoenix, Arizona; executive offices, R & D and wafer fabrication occupy this 142,000-square-foot facility.

(Tempe facility photo)

#### Tempe, Arizona:

Wafer fabrication capacity is expanded dramatically with the addition of our new 170,000-square-foot facility.



#### - Mission Statement -

Microchip Technology Incorporated is a leading supplier of field-programmable embedded control solutions by providing RISC microcontrollers and related non-volatile memory products. In order to contribute to the ongoing success of customers, shareholders and employees, our mission is to focus resources on high value, high quality products and to continuously improve all aspects of our business, providing a competitive return on investment.

#### - Guiding Values -

Customers Are Our Focus: We establish successful customer partnerships by exceeding customer expectations for products, services and attitude. We start by listening to our customers, earning our credibility by producing quality products, delivering comprehensive services and meeting commitments. We believe each employee must effectively serve their internal customers in order for Microchip's external customers to be properly served.

Quality Comes First: We will perform correctly the first time, maintain customer satisfaction and measure our quality against requirements. We practice effective and standardized improvement methods, such as statistical process control to anticipate problems and implement root cause solutions. We believe that when quality comes first, reduced costs follow.

Continuous Improvement Is Essential: We utilize the concept of "Vital Few" to establish our priorities. We concentrate our resources on continuously improving the Vital Few while empowering each employee to make continuous improvements in their area of responsibility. We strive for constructive and honest self-criticism to identify improvement opportunities.

Employees Are Our Greatest Strength: We design jobs and provide opportunities promoting employee teamwork, productivity, creativity, pride in work, trust, integrity, fairness, involvement, development and empowerment. We base recognition, advancement and compensation on an employee's achievement of excellence in team and individual performance. We provide for employee health and welfare by offering competitive and comprehensive employee benefits.

Products And Technology Are Our Foundation: We make ongoing investments and advancements in the design and development of our manufacturing process, device, circuit, system and software technologies to provide timely, innovative, reliable and cost effective products to support current and future market opportunities.

**Total Cycle Times Are Optimized:** We focus resources to optimize cycle times to our internal and external customers by empowering employees to achieve efficient cycle times in their area of responsibility. We believe that cycle time reduction is achieved by streamlining processes through the systematic removal of barriers to productivity.

**Safety Is Never Compromised:** We place our concern for safety of our employees and community at the forefront of our decisions, policies and actions. Each employee is responsible for safety.

Profits And Growth Provide For Everything We Do: We strive to generate and maintain competitive rates of company profits and growth as they allow continued investment for the future, enhanced employee opportunity and represent the overall success of Microchip.

**Communication Is Vital:** We encourage appropriate, honest, constructive, and ongoing communication in company, customer and community relationships to resolve issues, exchange information and share knowledge.

Suppliers, Representatives, And Distributors Are Our Partners: We strive to maintain professional and mutually beneficial partnerships with suppliers, representatives, and distributors who are an integral link in the achievement of our mission and guiding values.

Professional Ethics Are Practiced: We manage our business and treat customers, employees, shareholders, investors, suppliers, distributors, representatives, community and government in a manner that exemplifies our honesty, ethics and integrity. We recognize our responsibility to the community and are proud to serve as an equal opportunity employer.

## FULLY INTEGRATED MANUFACTURING

Microchip delivers fast turnaround through total control over all phases of production. Research and development, design, mask making, wafer fabrication, and the major part of assembly and quality assurance testing are conducted at facilities owned and operated by Microchip. Our integrated approach to manufacturing along with rigorous use of advanced statistical process control (SPC) and a continuous improvement culture has brought forth tight product consistency levels and high yields which enable Microchip to compete successfully in world markets. Microchip's unique approach to SPC provides customers with excellent costs, quality, reliability and on-time delivery.

## A GLOBAL NETWORK OF PLANTS AND FACILITIES

Microchip is a global competitor providing local service to the world's technology centers. The Company's focal point is the design and technology advancement facility in Chandler, Arizona. Product and technology development is here, along with front-end wafer fabrication and electrical probing.

In late 1993, Microchip purchased a second wafer fabrication facility in Tempe, Arizona—thirteen miles from its existing Chandler, Arizona, operation. The additional 170,000 square foot facility will be equipped with process equipment for use in meeting future production volumes beyond those which could be efficiently produced in Microchip's single existing wafer facility. Initial production from the new Tempe facility is anticipated to begin by late 1994.

Microchip's assembly and test facility in Kaohsiung, Taiwan houses the technology, modern assembly methods and test equipment necessary for plastic and ceramic packaging. Microchip also assembles and tests products in facilities owned and operated by Alphatek in Bangkok, Thailand.

Sales and application offices are located in key cities throughout the Americas, Pacific Rim and Europe. Offices are staffed to meet the high quality expectations of our customers, and can be accessed for technical support, purchasing information and failure analysis.

## A PRODUCT FAMILY OF SHARED STRENGTHS

Microchip's product focus is CMOS field-programmable microcontrollers, non-volatile memories and peripherals, and application specific standard products (ASSP). These product lines include PIC16/17 microcontrollers, Serial and Parallel EEPROMs, high-speed EPROMs, and peripherals in a broad range of product densities, speeds and packages.

#### **MICROCONTROLLERS**

> CMOS PIC16/17 Microcontroller Families

Onboard Memory Technology

PIC16/17 microcontrollers from Microchip combine high performance, low cost and small package size. They offer the best price/performance ratio in the industry. Large numbers of these devices are used in automotive and cost-sensitive consumer products, computer peripherals, office automation, automotive control systems, security and telecommunication applications.

The widely-accepted CMOS PIC16C5X, PIC16CXX and PIC17CXX families are the industry's only 8-bit microcontrollers using a high-speed RISC architecture. Microchip pioneered the use of RISC architecture to obtain high speed and instruction efficiency. The CMOS PIC16C5X family is in high-volume production, shipping in the range of one million units per week, and has achieved more than twenty-five thousand design wins worldwide.

The PIC16CXX mid-range family is rapidly gaining acceptance with three of its members introduced: PIC16C71, PIC16C84 and PIC16C64.

The PIC17CXX family offers the world's fastest execution performance of any 8-bit microcontroller family. The PIC17CXX family extends the PIC16/17 microcontroller's high-performance RISC architecture with a 16-bit instruction word, enhanced instruction set and powerful vectored interrupt handling capabilities. The first member of the family, the PIC17C42, includes a powerful array of intelligent and precise on-chip peripheral features that are ideally suited for many demanding real-time embedded control applications including motor control, process control, security, automotive and medical

applications. In addition, the PIC17C42 can function either as a standalone microcontroller or can execute instructions from up to 64K words of external program memory. The PIC17C42 features comprehensive timer/counter resources and I/O handling capabilities to address the requirements of complex embedded control applications.

Current CMOS PIC16/17 microcontroller product families include advanced features such as sophisticated timers, embedded A/D, extended instruction/data memory, inter-processor communication (I<sup>2</sup>C<sup>TM</sup> bus, SPI and USARTs) and ROM, RAM, EPROM and EEPROM memories.

Both PIC16CXX and PIC17CXX families are supported by user-friendly development systems including assemblers, software simulators, programmers and emulators.

#### **DEVELOPMENT SYSTEMS**

The PICMASTER™ is an advanced real-time in-circuit emulator system running under Windows™ environment. The PICMASTER is a Microchip-designed universal emulator for both PIC16CXX and PIC17CXX families. The PRO MATE™ is an advanced full-featured programmer. PICSTART™ is a low-cost development kit which includes an assembler, simulator and development programmer.

Microchip's Serial EEPROM Designer's Kit includes everything necessary to develop a reliable Serial EEPROM-based design.

#### **SOFTWARE SUPPORT**

Both PIC16/17 microcontroller families are supported by assemblers, linker/loaders, libraries and a source-level debugger. The PIC16C5X and PIC16CXX families are also supported by a software simulator.

A full-featured C Compiler and Fuzzy Logic support are also available for all three families.

Customers can obtain on-line updates on Microchip Development Systems and Support Software via the Bulletin Board System (BBS). Please refer to the Microchip BBS product brief in Section 9 for specific access information.

#### **SERIAL EEPROMS**

Microchip offers one of the broadest selections of CMOS Serial EEPROMs on the market for embedded control systems. Serial EEPROMs are available in variety of densities, operating voltages, bus interface protocols, operating temperature ranges and space saving packages. The company has developed the world's first 64K Smart Serial™ EEPROM which currently offers four times the speed, four times the memory and four times the features of any competitive 2-wire Serial EEPROM. Device densities range from 256K bits up to 64K bits. In addition to 5 voltonly operation, Microchip offers Serial EEPROMs that read and write down to 2.5, 2 or 1.8 volts. I2C™, Microwire™ and 4-wire bus interface protocols are standard. Devices come in three standard operating temperature ranges; commercial, industrial and automotive. Small footprint packages include: 8-lead DIP, 8-lead SOIC in JEDEC and EIAJ body widths and 14-lead SOIC. Other key features of the Serial EEPROM product line include: electrostatic discharge (ESD) protection greater than 4K volts and endurance of 100K cycles minimum and one million typical.

Microchip is a high-volume supplier of Serial EEPROMs to all the major markets worldwide, including consumer, automotive, industrial, computer and communications. To date, more than 100 million units have been produced. Microchip is continuing to develop additional unique Serial EEPROMs.

#### **PARALLEL EEPROMS**

The CMOS Parallel EEPROM devices from Microchip are available in 4K, 16K and 64K densities. The manufacturing process used for these EEPROMs ensures 10,000 to 100,000 write and erase cycles typically. Data retention is more than 10 years. Fast write times are less than 200  $\mu sec$ . These EEPROMs work reliably under demanding conditions and operate efficiently at temperatures from  $-40^{\circ}C$  to  $+80^{\circ}C$ . Microchip's expertise in advanced SOIC, TSOP and VSOP surface mount packaging supports our customers' needs in space-sensitive applications.

Typical applications include computer peripherals, engine control, pattern recognition and telecommunications.

#### **EPROMS**

Microchip's CMOS EPROM devices are produced in densities from 64K to 512K. High Speed EPROMs have access times as low as 55 nanoseconds. Typical applications include computer peripherals, instrumentation, and automotive devices. Microchip's expertise in Surface Mount Packaging on SOIC, TSOP and VSOP packages led to the development of the Surface Mount one-time-programmable (OTP) EPROM market where Microchip is the #1 supplier today. Microchip is also a leading supplier of low-voltage EPROMs for battery powered applications.

## APPLICATION SPECIFIC STANDARD PRODUCTS (ASSP)

Microchip's Application Specific Standard Product (ASSP) Division provides value-added embedded control solutions by combining PIC16/17 microcontroller architecture with innovative software, silicon and assembly technology. These products incorporate technology that offers a complete solution that is both unique to the customer and standard in manufacture to Microchip. In addition, Microchip ASSPs reduce or remove the barriers for customers to use Microchip solutions in their products through the use of software embedded in secure OTP- or ROM-based microcontrollers. The family is packaged to provide the highest integration to the customer at the best overall system cost.

The MTA11XXX family is the most accurate and most integrated battery management and charging solution available today. The family incorporates Microchip/SPAN patented *TrueGauge™* technology which digitally integrates battery charge and discharge current to provide an accurate (>97% typical) state of charge indication. The family operates with NiCd, Pb acid and NiMH battery packs from 3 Vdc to 30 Vdc. These products are ideal for portable PC, cellular phone and portable consumer product applications.

Ease of use, low voltage and low cost make the MTA41XXX mouse and trackball MCU firmware solutions ideal for implementing new designs for both PCs and Apple® computers. The products in the MTA41XXX family are 18-lead, low-power CMOS microcontroller ICs combined with application-specific software. By adding a few external components, the user can easily realize a complete mouse or trackball system.

The MTA8XXXX PICSEE™ family of cost-effective system solutions integrate PIC16/17 microcontrollers with EEPROM technology. These PICSEE devices are ideally suited for automotive security, keyless entry, remote control, data acquisition and telecommunication applications. The combined product assembly techniques provide the user the highest performance solution in a compact and cost-effective package.

Future ASSP products will include advanced features such as mixed analog and digital capability as well as an ever broadening family of turnkey software solutions for the embedded control market.

## OTHER MICROCHIP PRODUCTS

Other Microchip products, such as Liquid Crystal Display (LCD) drivers, are mature products with proven track record and a large, repeat customer base.

CHANDLER, AZ FACILITY	
Chandler Wafer Fabrication: Diffusion Area	Chandler Wafer Fab: Sub-micron Alignment Area
	The Microchip Kaohsiung plant's excellent track record and continuing efforts to achieve higher levels of quality and technological ad-
	vancement has resulted in superior yields and fast turnaround.
TAIWAN FACILITY	
Microchip's assembly and test operation in Kaohsiung, received the prestigious Ishikawa Award for assembly an excellence.	, Taiwan d testing

## A HISTORY OF INNOVATION

Microchip has a long history of innovation in the semiconductor industry. For more than a quarter century, Microchip and its former parent company have been developers of leading-edge, cost-effective logic and memory products.

Microchip is credited with a number of firsts: The Metal-Oxide-Silicon (MOS) Integrated Circuit, DRAM, Serial EEPROM, Reduced Instruction Set Computer (RISC) microcontroller product family, UART, CMOS 64K EEPROM, and CMOS single chip DSP are all innovations that were originally developed and introduced by Microchip engineers.

## FUTURE PRODUCTS AND TECHNOLOGY

New process technology is constantly being developed for microcontroller, ASSP, EEPROM and high-speed EPROM products. Advanced process technology modules are being developed that will be integrated into present product lines to continue to achieve a range of compatible processes. Current production technology utilizes dimensions down to 0.9 microns.

Microchip's research and development activities, include exploring new process technologies and products that have industry leadership potential. Particular emphasis is placed on products that can be put to work in high-performance broad-based markets.

Equipment is continually updated to bring the most sophisticated process, CAD and testing tools on line. Cycle times for new technology development are continuously reduced by using in-house mask making, a high-speed pilot line within the manufacturing facility and continuously improving methodologies.

More advanced technologies are under development, as well as advanced CMOS RISC-based microcontroller, ASSP and CMOS EEPROM and EPROM products. Objective specifications for new products are developed by listening to our customers and by close cooperation with our many customer-partners worldwide.

## QUALITY WITHOUT COMPROMISE

Product reliability is designed into Microchip products at the outset. Wide design margins are established to guarantee that every product can be produced easily, error-free and within the tolerances of the manufacturing process

All quality assurance tests are tighter than customer specifications. Products are tested at least two machine tolerances tighter than those specified by the customer.

Every new product is qualified under accelerated stress testing. Test samples encompass the full range of processed tolerances at each step. Data sheets detailing these processes enable customers to reach accurate decisions based on known quantitative values.

To determine whether a process is within normal manufacturing variation, industry-leading statistical control techniques are put to work at each process step. In-process controls are performed by operators in the wafer fabrication division and immediate corrective action is taken if they deem a process is out of tight control limits. Products are also sampled weekly through a variety of carefully monitored stress and accelerated life tests.

Microchip's documentation control program assures the correct document is always available at the point of use. Active documents are serialized and stamped to eliminate the possibility of performing a job from obsolete or incorrect instructions.

Individuals in all departments continuously analyze the methods employed at their positions and formulate plans to improve performance. In all areas of our business, everyone is expected to make continuous improvement.

A QUALITY AND RELIABILITY ALLIANCE WITH CUSTOMERS

Microchip works together with customers to establish mutual programs to improve the performance of our products in their systems. We go beyond the incoming inspection level and specification by extending our quality and reliability support to the point where the customer ships the system. Microchip's quality programs ensure that our products can be used with such impunity, a customer can implement improvement programs based on Microchip as your leading supplier.



## SECTION 1 INTRODUCTION TO EMBEDDED SOLUTIONS

Embedded Control Overview 1-	1
PIC16/17 Families Overview and Road Map1-	1
PIC16C5X: Base-Line Family1-	1
PIC16CXX: Mid-Range Family1-	
PIC17CXX: High-End Family1-	3
PIC16/17 Naming Convention1-	4
Serial EEPROM Overview1-	
OTP EPROM Overview 1-	6
The Advantages of One-Time-Programmable1-	
Application Specific Standard Products1-	8
Ease of Production Utilizing Quick Turn Programming (QTP) and Serialized Quick Turn	
Programming (SQTP™)1-	8
What's New in the 1994/95 Embedded Control Handbook 1-	
What's Changed in the 1994/95 Embedded Control Handbook 1-	10





## **Embedded Control Handbook**

### Introduction to The Embedded Control Solutions Company<sup>TM</sup>

Microchip Technology's mission is to offer leadership semiconductor products for embedded control system applications. To do this we have focused our technology, engineering, manufacturing and marketing resources on two synergistic product lines: 8-bit PIC16/17 microcontrollers and Serial EEPROMS. These product lines provide the solutions to many of the problems facing designers of embedded control systems.

We publish this *Embedded Control Handbook* to assist our customers, existing and new, in their efforts to design and produce state-of-the-art embedded control systems.

#### **EMBEDDED CONTROL OVERVIEW**

Unlike "processor" applications such as personal computers and workstations, the computing or controlling elements of embedded control applications are buried inside the application. The user of the product is only concerned with the very top-level user interface (such as keypads, displays and high-level commands). Very rarely does an end-user know (or care to know) the embedded controller inside (unlike the conscientious PC users, who are intimately familiar not only with the processor type, but also its clock speed, DMA capabilities and so on).

It is, however, most vital for designers of embedded control products to select the most suitable controller and companion devices. Embedded control products are found in virtually all market segments: consumer, commercial, PC peripherals, automotive, telecommunications (including fast-emerging personal telecom products) and industrial. Most often embedded control products must meet special requirements: cost-effectiveness, low power, small footprint and a high level of system integration.

Typically, most embedded control systems are designed around a microcontroller which integrates on-chip program memory, data memory (RAM) and various peripheral functions, such as timers and serial communication. In addition, these systems also require serial EEPROM memories, display drivers, keypads, small displays, etc.

Microchip Technology has established itself as a leading supplier of field-programmable embedded control solutions. The combination of high-performance microcontrollers from both the PIC17CXX and PIC16CXX families, along with industry leading nonvolatile memory products provides the basis for this leadership. Microchip is committed to continuous innovation and improvement in design, manufacturing and technical support to provide the best possible embedded control solutions to you.

### PIC16/17 MICROCONTROLLER OVERVIEW AND ROADMAP

Microchip offers three families of 8-bit microcontrollers to best fit your needs:

PIC16C5X: Base-Line 8-bit Family
 PIC16CXX: Mid-Range 8-bit Family
 PIC17CXX: High-End 8-bit Family

All families offer One-Time-Programmable, low-voltage and low-power options, as well as various packaging options. Selected members are available in ROM version

#### PIC16C5X: BASE-LINE FAMILY

PIC16C5X is the well established base-line family offering the highest cost efficiency. This PIC16C5X products have a 12-bit wide instruction set and are currently offered in 18-, 20- or 28-pin packages. In SOIC and SSOP packaging options, these are the smallest footprint controllers. Low-voltage operation down to 2.0V makes this family ideal for battery operated applications.

### PIC16CXX: MID-RANGE FAMILY

PIC16CXX mid-range family offers a wide-range of options, from 18-pin to 44-pin packages as well as low to high level of peripherals integration. This family has a 14-bit wide instruction set. PIC16C71 is a compact microcontroller in a 18-pin package with an 8-bit A/D converter. PIC16C84 offers on-chip EEPROM program and data memory. PIC16C64 is a full-featured 40-pin device with 128 bytes of RAM, three timer/counters, capture, compare, PWM and SPI/I²C™ serial communication port. PIC16C74 is a highly integrated 40-pin device with all the features of the PIC16C64, plus an 8-channel A/D converter and a full-featured USART.

## FIGURE 1 - PIC16/17 MICROCONTROLLER MATRIX




TABLE 1 - FEATURES OVERVIEW OF THE PIC16/17 MICROCONTROLLERS

Features‡	Stoligulish to tedritum	40-pin DIP, 44-pin PLCC 44 pin QFP	18-pin DIP, 18-pin SOIC	40-pin DIP, 44-pin PLCC 44 pin QFP	18-pin DIP, 18-pin SOIC	40-pin DIP, 44-pin PLCC 44 pin QFP	18 pin DIP, 18 pin SOIC	18-pin DIP, 18-pin SOIC 20-pin SSOP	18-pin DIP, 18-pin SOIC 20-pin SSOP	18-pin DIP, 18-pin SOIC 20-pin SSOP	28-pin DIP, 28-pin SOIC 28-pin SSOP	18-pin DIP, 18-pin SOIC 20-pin SSOP	28-pin DIP, 28-pin SOIC 28-pin SSOP	28-pin DIP, 28-pin SOIC 28-pin SSOP	18-pin DIP, 18-pin SOIC	
	* OF UE A OF W	22	32	35	32	32	35	33	33	33	33	33	33	33	33	
	Gellov Sessivos in infinitorio in in	4.5	3.0	2.5	3.0	2.5	2.0	2.5 - 6.25	2.5 - 6.25	2.5	2.5	2.5	2.5	2.0	2.5	
<u>s</u>	Sidvitor Sidvitor	33	13	33	13	33	13	12	12	12	20	12	20	20	12	ġ.
Peripherals	1 1000	7	က	8	4	12	4	Ι	1	I	I	1	1		Ι	e prote
Peri	OS SA SEA SEA SEA SEA SEA SEA SEA SEA SEA	Yes	Yes	Yes	Yes	Yes	Yes	Ι	1	I	I	I	I	I	I	aler. Ie cod
	SUDOM A SUBSIS SOIENA SUDO OF BOS SOIENA SUDO OF SOIENA SUD	I	I	ı	4 ch	8 ch	1	1	1	ı	I	I	I		I	presc lectab
	100M MV (8) 70		ı	Yes	I	Yes	1	1	1	I	I	I	I	I	Ι	h 8-bit ıse se
	(Selve Role) Selve Role (Selve Role) (Selve		I	SPI/I²C™Yes	I	SPI/I²C, SCI	1	I	I	I	I	I	I	I	1	is 16-bit wit Timer and fu mode.
ory	(80)1/01 (8)01/10		I	-	I	7	1			I	I	I	I	I	Ι	imer0 shdog troller
< Memory	(34M) melgota words a	TMR0, TMR1, TMR2,TMR3	TMR0	TMR0, TMR1, TMR2	TMR0	TMR0, TMR1, TMR2	TMR0	RTCC	RTCC	16-bit Timer. T electable Watc						
Clock	M Weited Mr	1	1	1	I	1	64	1	1	1	I	1	1	I	Π	fuse s
	(SHIM) 101 A MOADS	128	36	128	36	192	36	25	25	25	25	25	72	72	73	r2 to f Reset, essor
	(ITHIN) LOUIS END OF TO TONION OF THE OWNER WORKS WORK	I	1	ı	I	I	¥	I	I	I	I	I	I	I		d Time er-on F roproc
	Joundannes Moder		I	I	I	I	I	I	1	512	I	I	1	2K		er1 and e Powe in mici
	3.3 White	X X	¥	2 <del>X</del>	<del></del>	<del>4</del>	1	512	512	ı	<del>关</del>	<del>,</del>	2 <del>K</del>		<del>X</del>	e Time
	- on	25	16	20	16	20	10	20	20	20	20	20	20	20	20	catenati y device nalso op
		PIC17C42§	PIC16C61	PIC16C64	PIC16C71	PIC16C74	PIC16C84	PIC16C54	PIC16C54A	PIC16CR54	PIC16C55	PIC16C56	PIC16C57	PIC16CR57A	PIC16C58A	† PIC17C42 can concatenate Timer1 and Timer2 to form a 16-bit Timer. Timer0 is 16-bit with 8-bit prescaler. ‡ All PIC16/17 Family devices have Power-on Reset, fuse selectable Watchdog Timer and fuse selectable code protect. § The PIC17C42 can also operate in microprocessor or external microcontroller mode.
		bnə-dgiH	1	əf	q-rang	οiM		l			əui⊐-	Base				+ + S

DS300093C-page 2 © 1994 Microchip Technology

### PIC17CXX: HIGH-END FAMILY

The PIC17CXX high-end family currently is comprised of one member, the PIC17C42. Additional members with larger on-chip memories are planned. The PIC17CXX products have a 16-bit wide instruction set.

At 25MHz clock rate (160ns instruction cycle). The PIC17C42 offers the highest level of computation power. The PIC17C42 is also highly integrated with peripheral resources.

FIGURE 2 - PIC16/17 MICROCONTROLLER MIGRATION PATH




FIGURE 3 - PIC16/17 SYNERGISTIC DEVELOPMENT TOOLS

Development Tool	Name	PIC16CXX	PIC16CXX	PIC17CXX
Assembler	MPASM	<b>✓</b>	~	~
Software Simulator	MPSIM	~	~	**
C Compiler*	MP-C	~	~	~
Universal Programmer	PRO MATE™	~	~	~
Universal In-Circuit Emulator	PICMASTER™	<b>✓</b>	V	~
Fuzzy Logic Development Tool	fuzzyTECH®-MP	~	<b>'</b>	~

<sup>\*</sup> Available from Bytecraft LTD in Canada.

For an overview of development tools, see Section 9.

<sup>\*\*</sup> In development.

### Introduction

### **PIC16/17 NAMING CONVENTION**

The PIC16/17 architecture offers users a wide range of cost/performance options of any 8-bit microcontroller family. In order to identify the families, the following naming conventions have been applied to the PIC16/17 microcontrollers.


(@ 20 MHz)

### **TABLE 2 - PIC16/17 NAMING CONVENTION**

	Family	Architectual Features	Name	Technology	Products
PIC16C5X	Base-Line 8-bit Microcontroller Family	12-bit wide instruction set     DC - 20MHz clock speed     200ns instruction cycle	PIC16C5X	OTP program memory, digital only	PIC16C54 PIC16C54A PIC16C55 PIC16C56 PIC16C57 PIC16C58A
_			PIC16CR5X	ROM program memory, digital only	PIC16CR54 PIC16CR57A
			PIC16C6X	OTP program memory, digital	PIC16C61 PIC16C64
×	Mid-Range 8-bit	14-bit wide instruction set     Internal / external interrupts	PIC16CR6X	ROM program memory, digital only	Planned
PIC16CXX	Microcontroller Family	DC - 20 MHz clock speed <sup>(3)</sup> 200ns instruction cycle     (@ 20 MHz)	PIC16C7X	OTP program memory, with analog functions (e.g. A/D)	PIC16C71 PIC16C74
		(© 20 1411.12)	PIC16C8X	EEPROM program and data memory	PIC16C84
CXX	High-End 8-bit	16-bit wide instruction set     Internal / external interrupts	PIC17C4X	OTP program memory, digital only	PIC17C42
PIC17CXX	Microcontroller Family	DC - 25 MHz clock speed     160ns instruction cycle	PIC17CR4X	ROM program memory, digital only	Planned

- Notes: 1. "A" designates a more advanced process technology, generally offering customers the benefits of lower power, higher speed, etc. (example: PIC16C54, PIC16C54A).
  - 2. The numbering system within each family is not necessarily significant.
  - 3. The maximum clock speed for some devices is less than 20 MHz.

### FIGURE 4 - PIC16/17 8-BIT MCU FAMILY



### Introduction

### **SERIAL EEPROM OVERVIEW**

Serial EEPROMs from Microchip come in a variety of densities, operating voltages, bus interface protocols, operating temperature ranges, and space saving packages.

#### **Densities:**

Currently range from 1K to 64K with higher density devices in development.

### **Bus Interface Protocols:**

All major protocols are covered: 2-wire, 3- wire and 4-wire.

### **Operating Voltages:**

In addition to standard 5V devices there are two low voltage families. The "LC" devices operate down to 2.5V, while the breakthrough "AA" family operates, in both read and write mode, down to 1.8V, making these devices highly suitable for alkaline and NiCad battery powered applications.

#### **Temperature Ranges:**

Like all Microchip devices, Serial EEPROMs are offered in Commercial (0°C to 70°C), Industrial (-40°C to 85°C) and Automotive (-40°C to 125°C) operating temperature ranges

#### Packages:

The focus is on small packages. Most devices are available in 8-pin PDIP or 8-pin SOIC. The SOIC comes in two body widths; 150 mil and 207 mil.

Endurance is specified at 1M Erase/Write typical and 100K cycles minimum with a data retention specification greater than 40 years. ESD protection is guaranteed up to 4K volts.

### **OTP EPROM OVERVIEW**

Microchip also provides its customers with a number of CMOS OTP EPROMs. Densities offered include: 64K, 128K, 256K and 512K, all in a X8 organization. Our high speed 256K device also comes in a X16 organization. Access times range from a high-performance 55ns to a practical 200ns or greater. Low-voltage devices, capable of operating at 3V, are available at the 256K and 512K density levels. Surface mounted packages such as TSOP, PLCC and SOIC as well as the more traditional DIP packages are offered. All EPROMs are available in Commercial, Industrial and Automotive temperature ranges

A full listing of the Serial EEPROM and EPROM product offerings are shown in Table 3. See the individual Microchip data sheet/data book for detailed information.

# THE ADVANTAGES OF ONE-TIME-PROGRAMMABLE

In keeping with Microchip's goal of providing the embedded control system designer with the best tools available, Microchip has developed the industry's most economical OTP technology. Microchip offers a wide variety of OTP EPROM products. Similarly, by basing the PIC16/17 microcontrollers around an EPROM program memory capability, all of the advantages of OTP, both in development and production, have been made economically available to the systems manufacturer. The benefits of OTP technology include:

- Lower costs and shorter lead times
- · Reduced time-to-market
- · In-circuit programming capability
- Code protection via security fuse
- Reduction of inventory requirements at system manufacturing site
- Quick correction of bugs detected in manufacturing
- Quick product feature changes in response to customer requests
- Reduces wasted inventory

Industrial (-40°C to 85°C) E = Automotive  $(-40^{\circ}C \text{ to } 125^{\circ}C)$ 

TABLE 3 - CMOS SERIAL EEPROMS PRODUCT SELECTION GUIDE

FAMILY	Device	Density Organization	Max. Clock Frequency	Endurance (cycles typ.)	Temp. Range	# Pins	Package Types	Operating Voltage	Product Selection as of August 1994
2-Wire (I <sup>2</sup> C	™) Bus Pro	tocol							P = Plastic DIP
	24C01A	1K bits (128 X 8)	100 kHz	1M 100 K	C, I E	8	P, J, SN, SM	5.0V	J = Ceramic DIP
	24C02A	2K bits (256 X 8)	100 kHz	1M 100 K	C, I E	8	P, J, SN, SM	5.0V	SM = 150mil SOIC SN = 207mil SOIC
STANDARD 2-WIRE	24C04A	4K bits (512 X 8)	100 kHz	1M 100 K	C, I	8 14	P, J SL	5.0V	SL = SOIC
FAMILY	85C72	1K bits (128 X 8)	100 kHz	1M 100 K	C, I E	8	P, J, SM	5.0V	C = Commercial (0°C to 70°C)
	85C82	2K bits (256 X 8)	100 kHz	1M 100 K	C, I E	8	P, J, SM	5.0V	I = Industrial (-40°C to 85°C
	85C92	4K bits (512 X 8)	100 kHz	1M 100 K	C, I E	8 14	P, J, SM, SL	5.0V	E = Automotive (-40°C to 125
	24LC01B	1K bits (128 X 8)	400 kHz	1M	C, I	8	P, SN, SM	2.5V-5.5V	( 40 0 10 120
LOW-	24LC02B	2K bits (256 X 8)	400 kHz	1M	C, I	8	P, SN, SM	2.5V-5.5V	
VOLTAGE 2-WIRE	24LC04B	4K bits (512 X 8)	400 kHz	1M	C, I	8 14	P, SN, SM SL	2.5V-5.5V	
FAMILY	24LC08B	8K bits (1K X 8)	400 kHz	1M	C, I	8 14	P, SN, SM SL	2.5V-5.5V	
	24LC16B	16K bits (2K X 8)	400 kHz	1M	C, I	8 14	P, SN SL	2.5V-5.5V	
	24AA01	1K bits (128 X 8)	100 kHz	1M	С	8	P, SN, SM	1.8V-5.5V	*
AA LOW-	24AA02	2K bits (256 X 8)	100 kHz	1M	С	8	P, SN, SM	1.8V-5.5V	
VOLTAGE 2-WIRE	24AA04	4K bits (512 X 8)	100 kHz	1M	С	8 14	P, SN, SM SL	1.8V-5.5V	
FAMILY	24AA08	8K bits (1K X 8)	100 kHz	1M	С	8 14	P, SN, SM SL	1.8V-5.5V	
	24AA16	16K bits (2K X 8)	100 kHz	1M	С	8 14	P, SN SL	1.8V-5.5V	
	24C32	32K bits (4K X 8)	400 kHz	1M*	C, I	8	P, SM, SL	4.5V-5.5V	
SMART	24LC32	32K bits (4K X 8)	400 kHz	1M*	C, I	8	P, SM, SL	2.5V-6.0V	
SERIAL 2-WIRE	24C65	64K bits (8K X 8)	400 kHz	1M*	C, I	8	P, SM, SL	4.5V-5.5V	
FAMILY	24LC65	64K bits (8K X 8)	400 kHz	1M*	C, I	8	P, SM, SL	2.5V-6.0V	
	24AA65	64K bits (8K X 8)	400 kHz	1M*	C, I	8	P, SM, SL	1.8V-6.0V	
3-Wire (Mic	rowire™)/4-	-Wire Bus Protocol							
	93C06	256 bits (16 X 16)	1 MHz	1M 100 K	C, I E	8	P, J, SN, SM	4.5V-5.5V	
STANDARD 3-WIRE	93C46	1K bits (64 X 16)	1 MHz	1M 100 K	C, I E	8	P, J, SN, SM	4.5V-5.5V	
FAMILY	93C56	2K bits (256 X 8) or (128 x 16)	1 MHz	1M 100 K	C, I E	8	P, J, SN, SM	4.0V-5.5V	
	93C66	4K bits (512 X 8) or (256 x 16)	1 MHz	1M 100 K	C, I E	8	P, J, SN, SM	4.0V-5.5V	
	93LC46	1K bits (128 X 8) or (64 x 16)	2 MHz	1M	C, I	8	P, SN, SM	2.0V-6.0V	
LOW-	93LC56	2K bits (256 X 8) or (128 x 16)	2 MHz	1M	C, I	8 14	P, SN, SM SL	2.0V-6.0V	
VOLTAGE 3-WIRE	93LC66	4K bits (512 X 8) or (256 x 16)	2 MHz	1M	C, I	8 14	P, SN, SM SL	2.0V-6.0V	
FAMILY	93LC46B	1K bits (64 x 16)	2 MHz	1M	C, I	8	P, SN, SM	2.0V-6.0V	
	93LC56B	2K bits (128 x 16)	2 MHz	1M	C, I	8	P, SN, SM	2.0V-6.0V	
	93LC66B	4K bits (256 x 16)	2 MHz	1M	C, I	8	P, SN, SM	2.0V-6.0V	
AA LOW-	93AA46	1K bits (128 X 8) or (64 x 16)	2 MHz	1M	С	8	P, SN, SM	1.8V-5.5V	
VOLTAGE 3-WIRE	93AA56	2K bits (256 X 8) or (128 x 16)	2 MHz	1M	С	8	P, SN, SM	1.8V-5.5V	
FAMILY	93AA66	4K bits (512 X 8) or (256 x 16)	2 MHz	1M	С	8	P, SN, SM	1.8V-5.5V	
4-WIRE	59C11	1K bits (128 X 8) or (64 x 16)	1 MHz	1M 100 K	C, I E	8	P, J, SN, SM	4.5V-5.5V	
		1 ()					1		

<sup>\*</sup> High Endurance Block.

### Introduction

# APPLICATION SPECIFIC STANDARD PRODUCTS

The Application Specific Standard Products (ASSP) Division complements and strengthens Microchip's leadership position in 8-bit microcontrollers and related specialty memory products for the embedded control market. The ASSP Division employs innovative multichip module packaging, applications expertise, firmware and new technology to create integrated, single-chip solutions for specific high-volume embedded control applications such as PC pointing devices, TrueGauge™ battery management, and PICSEE™ microcontrollers. By offering more complete solutions, Microchip can provide its customers with higher value-added products, with the additional benefits of faster time-to-market and lower design overhead. A full ASSP product listing is shown in Table 4.

### EASE OF PRODUCTION UTILIZING QUICK TURN PROGRAMMING (QTP) AND SERIALIZED QUICK TURN PROGRAMMING (SQTP)

Recognizing the needs of high-volume manufacturing operations, Microchip has developed two programming methodologies which make the OTP products as easy to use in manufacturing as they are efficient in the system development stage.

Quick Turn Programming allows factory programming of OTP product prior to delivery to the system manufacturing operation. PIC16/17, EPROM and Serial EEPROM products can be automatically programmed with the

users program during the final stages of the test operation at Microchip's assembly and test operations in Philippine Islands, Taiwan and Thailand. This low-cost programming step allows the elimination of programming during system manufacturing and essentially allows the user to treat the PIC16/17 and memory products as custom ROM products. With one- to four-week lead times on QTP product, the user no longer needs to plan for the extended ROM masking lead times and masking charges associated with custom ROM products. This capability, combined with the off-the-shelf availability of standard OTP product, ensures the user of product availability and the ability to reduce his time-to-market once product development has been completed.

Unique in the 8-bit microcontroller market is Microchip's ability to enhance the QTP capability with Serialized Quick Turn Programming (SQTP). SQTP allows for the programming of devices with unique, random or serialized identification codes. As each PIC16/17 device is programmed with the customers program code, a portion of the program memory space can be programmed with a unique code, accessible from normal program memory, which will allow the user to provide each device with a unique identification. This capability is ideal for embedded systems applications where the transmission of key codes or identification of the device as a node within a network are essential. Taking advantage of this capability allows the system designer to eliminate the requirement for expensive off-chip code implementation using DIP switches or nonvolatile memory components. The SQTP offering, pioneered by Microchip, provides the embedded systems designer with a low cost means of putting a unique and custom device into every system or node

### **TABLE 4 - ASSP PRODUCT SELECTION GUIDE**

	Device	Interface	Feature	Operating Voltage	Temp. Range	Number of Pins	Package Types
BATTERY MANAGE- MENT	MTA11200 TrueGauge™	1-wire and RS232	Monitor and Charge Control for NiCD, NiMH Lead Acid	3.0V-6.25V	C,I	28	PDIP, SPDIP SOIC, SSOP
	MTA41300	Serial, PS/2	2 Button Mouse, Trackball	3.0V-6.25V	C,I	18	PDIP, SOIC, SSOI
POINTING DEVICES	MTA41120	ADB	2 Button Mouse, Trackball	3.0V-6.25V	C,I	18	PDIP, SOIC, SSO
DEVICES	MTA41110	PS/2	2 Button Mouse, Trackball	3.0V-6.25V	C,I	18	PDIP, SOIC, SSO
	MTA41111	PS/2	Velocity Scaling Trackball Controller	3.0V-6.25V	C,I	18	PDIP, SOIC, SSO
PICSEE PRODUCTS	<b>S</b>			1			
Device		Speed	Feature	Operating Voltage	Temp. Range	Number of Pins	Package Types
MTA81010-	RC	DC to 4 MHz	512 x 12 EPROM	3.0V-6.25V 1K EEPROM	C,I	28	PDIP, SOIC, JW
MTA81010-	XT	DC to 4 MHz	512 x 12 EPROM	3.0V-6.25V 1K EEPROM	C,I	28	PDIP, SOIC, JW
MTA8R1010	)-RC	DC to 4 MHz	512 x 12 ROM	2.5V-6.25V 1K EEPROM	C,I	28	PDIP, SOIC
MTA8R1010	)-XT	DC to 4 MHz	512 x 12 ROM	2.5V-6.25V 1K EEPROM	C,I	28	PDIP, SOIC
MTA81010-	LP	DC to 40 KHz	512 x 12 EPROM	2.5V-6.25V 1K EEPROM	C,I	28	PDIP, SOIC
MTA8R1010	)-LP	DC to 40 KHz	512 x 12 ROM	2.0V-6.25V 1K EEPROM	C,I	28	PDIP, SOIC
MTA85401		DC to 20 MHz	512 x 12 EPROM	3.0V-6.25V 1K EEPROM	C,I,E	20	SSOP
MTA85411		DC to 20 MHz	512 x 12 EPROM	3.0V-6.25V 1K EEPROM	C,I,E	20	SSOP
MTA85402		DC to 20 MHz	512 x 12 EPROM	3.0V-6.25V 2K EEPROM	C,I,E	20	SSOP
MTA85412		DC to 20 MHz	512 x 12 EPROM	3.0V-6.25V 2K EEPROM	C,I,E	20	SSOP
MTA85801		DC to 20 MHz	2048 x 12 EPROM	3.0V-6.25V 1K EEPROM	C,I,E	20	SSOP
MTA85811		DC to 20 MHz	2048 x 12 EPROM	3.0V-6.25V 1K EEPROM	C,I,E	20	SSOP
MTA85802		DC to 20 MHz	2048 x 12 EPROM	3.0V-6.25V 2K EEPROM	C,I,E	20	SSOP
MTA85812		DC to 20 MHz	2048 x 12 EPROM	3.0V-6.25V 2K EEPROM	C,I,E	20	SSOP

### Introduction

### WHAT'S NEW IN MICROCHIP'S 1994/95 EMBEDDED CONTROL **HANDBOOK**

### Organization

The book is reorganized for increasing complexity of Application Notes in each section. A new section for generic PIC16/17 Application Notes has been added.

### **New Application Notes**

#### **SECTION 2 - PIC16C5X**

Implementing Long Calls (AN581)

Macros for Page and Bank Switching (AN586)

Frequency Counter Using PIC16C5X (AN592)

A Clock Design Using the PIC16C54 for LED Displays and Switch Inputs (AN590)

Serial Port Routines Without Using the RTCC (AN593)

PIC16C54A EMI Results (AN577)

### **SECTION 3 - PIC16CXX**

Using the CCP Module (AN594)

Interfacing to an LCD Module (AN587)

Using the 8-Bit Parallel Slave Port (AN579)

Using Timer1 in Sleep (AN580)

Low Power Clock (AN582)

Apple Desktop Bus (AN591)

I<sup>2</sup>C Multi-Master Mode (AN578)

Programming the PIC16C84 Microcontroller (AN589)

### **SECTION 4 - PIC17CXX**

Implementation of the Data Encryption Standard Using PIC17C42 (AN583)

### **SECTION 5 - PIC16/17**

Disabling Global Interrupts (AN576)

IEEE 754 Compliant Floating Point Routines (AN575)

Real Time Operating System (AN585)

PIC16/17 Oscillator Design Guide (AN588)

Using PICMASTER's DDE (AN584)

### **SECTION 6 - ASSP**

Calibrating the MTA11200 (AN570)

Communicating with EEPROM in MTA85XXX (AN571)

Hardware and Software Resolution for a Pointing

Device (AN569)

### **SECTION 8 - SERIAL EEPROMS**

Questions and Answers Concerning Serial EEPROMs (AN572)

### **SECTION 9 - DEVELOPMENT TOOLS**

System Information Hotline PICDEM-2 MP-C fuzzyTECH-MP

### WHAT'S CHANGED IN MICROCHIP'S 1994/95 EMBEDDED CONTROL **HANDBOOK**

### **Modified / Corrected Application Notes**

Many application notes have had many "minor" corrections implemented, such as spelling and source code alignment. The following list is intended to point out the application notes with "major" modifications or correc-

#### **SECTION 3 - PIC16CXX**

Software Implementation of Asynchronous Serial I/O (AN555)

#### **SECTION 4 - PIC17CXX**

PIC17CXX Math Utility Routines (AN544)

#### **SECTION 5 - PIC16/17**

PIC16C5X / 16CXX Math Utility Routines (AN526)

#### **SECTION 8 - SERIAL EEPROMS**

Interfacing 24LCXXB Serial EEPROMS to the PIC16C54 (AN567)

Using the 24C65 and 24C32 with Stand-alone PIC16/17 Code (AN558)

Using the 93LC56 and 93LC66 (AN560)

### **SECTION 9 - DEVELOPMENT TOOLS**

The Development Tools Section has been updated.



## SECTION 2 PIC16C5X APPLICATION NOTES

A Comparison of Low End 8-Bit Microcontrollers - AN520	2-	1
Power-Up Considerations - AN522		
Software Interrupt Techniques - AN514	2-	15
Software Stack Management - AN527	2-	19
Implementing Long Calls - AN581	2-	23
Macros for Page and Bank Switching - AN586	2-	27
Implementing Wake-Up on Keystroke - AN528	2-	47
Interfacing to AC Power Lines - AN521	2-	51
Frequency Counter Using PIC16C5X - AN592	2-	53
Analog to Digital Conversion - AN513	2-	59
Implementing Ohmeter/Temperature Sensor - AN512	2-	65
Implementing a Simple Serial Mouse Controller - AN519	2-	71
Intelligent Remote Positioner - AN531	2-	83
A Clock Design Using the PIC16C54 for LED Displays and Switch Inputs - AN590	2-	99
Multiplexing LED Drive and a 4 x 4 Keypad Sampling - AN529	2-1	109
Using PIC16C5X Microcontrollers as LCD Drivers - AN563	2-1	133
PLD Replacement - AN511	2-1	145
Serial Port Routines Without Using the RTCC - AN593	2-1	165
Implementation of an Asynchronous Serial I/O - AN510	2-1	171
Using PIC16C5X as a Smart I <sup>2</sup> C <sup>™</sup> Peripheral - AN541	2-1	193
PIC16C54A EMI Results - AN577	2-2	207

© 1994 Microchip Technology Inc.





# **AN520**

### A Comparison of Low End 8-Bit Microcontrollers

### INTRODUCTION

The PIC16C5X Family of microcontrollers from Microchip Technology, Inc. provides significant execution speed and code-compaction improvement over any other 8-bit microcontroller in its price range.

The superior performance of the PIC16C5X microcontrollers can be attributed primarily to its RISC-like architecture. The PIC16C5X employs Harvard architecture, i.e., has separate program memory space (12-bit wide instructions) and data memory space (8-bit wide data). It also uses a two stage pipelining instruction fetch and execution. All instructions are executed in a single cycle (200 ns @ 20 MHz clock) except for program branches which take two cycles, and there are only 33 instructions to remember

Separation of program and data space allows the instruction word to be optimized to any size (12-bit wide in case of PIC16C5X). This makes it possible, for example, to load an 8-bit immediate value in one cycle. First, because there is no conflict between instruction fetch and data fetch (as opposed to von Neumann architecture) and secondary because the instruction word is wide enough to hold the 8-bit data.

In the following sections we will compare the PIC16C5X @ 20 MHz with:

- SGS-Thomson ST62 @ 8 MHz
- Motorola MC68HC05 @ 4.2 MHz
- Intel 8048/8049 @ 11 MHz
- Zilog Z86CXX @ 12 MHz
- National COP800 @ 20 MHz

Several coding examples will be considered. While the comparisons are not entirely scientific, they will, nevertheless, demonstrate to the reader the relative superior performance of the PIC16C5X. The examples chosen here are used frequently in microcontroller applications.

### **PACKING BCD**

This example will take two bytes in RAM or registers, each containing a BCD digit in the lower nibble and create a packed BCD data byte, which is stored back in the register or RAM location holding the low BCD digit.

PIC16C5X SWAPF IORWF	REGHI,W REGLO	Byte/Words 1 1 2	Cycles 1 1 2	COP800  X SWAP OR X  B is pointi	A,[B+] A A,[B] A,[B]	Byte/Words  1 1 1 1 4 her BCD digit initia	Cycles  2 1 1 1 5 5 11 15 11 15
ST62		Byte/Words		MC68HC05		t points to the lowe	Cycles
RLC RLC RLC RLC ADD LD	A, REGHI A A A A A, REGLO REGLO, A	2 1 1 1 1 1 1 2 10	4 4 4 4 4 4 4 28 45.5μs	LDA ROLA ROLA ROLA ROLA ADD STA	REGLO REGLO	2 1 1 1 1 2 2 10	3 3 3 3 3 4 22 10.5 µs
Z86CXX	ole by Short dir		rds Cycles	8048/8049		Byte/Words	Cycles
SWAP OR	REGHI REGHI,RE	2	8 6 14	MOV SWAP ORL MOV	A,Rx A A,Ry Ry,A	1 1 1 1 -1	1 1 1 1 -1
	REGLO are ac register addre	ddressable via ssing mode.	5.33 μs	Register Ry holds	Rx contains lower BCD o	higher BCD digit, ligit.	5.45 μs

### LOOP CONTROL

This example is one of simple loop control where a register containing loop count is decremented, tested for

zero and if not branched back to the beginning of the loop.

PIC16C5X DECFSZ GOTO	COUNT BEG_LOOP	Byte/Words  1 1 2 0.6	Cycles 1/2 2/- 3/2 6μs/0.4 μs	DRSZ JP  COUNT is	COUNT BEG_LOOP s Register (RAM F0h-FF	Byte/Words  1  1  2  Th).	Cycles 3 3 6 6 μs
ST62 DEC JRZ	X BEG_LOOP	Byte/Words  1 1 2	Cycles  4 2 6  9.75 μs	MC68HC0 DECX BEQ	BEG_LOOP	Byte/Words  1 2 3	Cycles 3 3 6 2.86 μs
<b>Z86CXX</b> DJNZ	COUNT, BEG_LOOP	Byte/Words 2 1.67	<b>Cycles</b> 10/12 ' μs/2 μs	8048 DJNZ	Rx, BEG_LOOP	Byte/Words 2	Cycles 2 2.73 μs

### **Bit Test & Branch**


This example tests a single bit in a register or a RAM location and makes a conditional branch. We assume

that MSB is tested and a branch is to be taken if the bit is set.

PIC16C5X		Byte/Words	Cycles	COP800		Byte/Words	Cycles
BTFSC	REG, 7	1	1/2	IFBIT	7, [B]	1	1
GOTO	NEWADD	1	_2/	JP	NEWADD	1	_3_
		2	3/2			2	4
		0.6 µ	ıs/0.4 μs	B points to t	he memory location	n under test.	4 μs
ST62		Byte/Words	Cycles	MC68HC05		Byte/Words	Cycles
JRR	7, NEWADD	3	5 8.125 μs	BRCLR	7, NEWADD	3	5 2.38 μs
Z86CXX		Byte/Words	Cycles	8048/8049		Byte/Words	Cycles
BTJRT	NEWADD, REG, 7	3	16/18	MOV	A, @Rx	1	1
				ANL	A, #80H	2	2
				JNZ	NEWADD	_ 2_	_ 2_
						5	5
		2.67	μs/3.0 μs		is assumed to be pocation under test.	ointing to	6.82 μs

### Shifting Out 8-Bit Data & Clock

We will now consider the task of serially shifting out an 8-bit data and clock. Data and clock outputs are generated under program control by toggling two output pins. Data is transmitted on the rising edge of the clock. No attempt is made to make the clock output symmetrical in order to make the code efficient. Data out is guaranteed on the falling edge of the clock. These conditions are satisfactory for most applications.



### SHIFTING OUT 8-BIT DATA AND CLOCK (CONT.)

IC68HC05				Byte /Words	Cycles Xmit 00h	Cycles Xmit FFh
XMIT	LDA LDX	XDATA #\$08	; Load Xmit Data ; Load Bit Count	2 2	3 2	3 2
XM1	BCLR, BCLR ROLA	0,PORTB 1,PORTB	; 0 → Clock ; 0 → Data	2 2 1	5 5	5 5
XM2	BCC BSET BSET DECX	XM2 1,PORTB 0,PORTB	1 → Data 1 → Clock	2 2 2 1	5 3 - 5 3 3	5 3 3 5 5 5
	BNE BCLR	XM1 0,PORTB	; ; 0 → Data	2 2 20	3 5 226	3 5 266
Transmit tir	ne is maximu	m for transmitting FFh =	266 cycles = 126.7 μs.			
86CXX						
XMIT	LD AND	COUNT,#8 P2,#%FC	; Load Bit Count ; 0 → Data, Clock	Byte /Words	Cycles Xmit 00h	Cycles Xmit FFh 10
XM1	RRC JR OR	XDATA NC,XM2 P2, #01	; ; 1 → Data	2 2 2	6 6 12	6 6 10
XM2	OR DJNZ	P2, #02 COUNT,XM1	;1 → Clock	3	-	10 \ 10 \ > Loop
	AND	P2,#%FC	; 0 → Clock, Data	3 2 3	10 12 10	10 12 _10
Transmit time	is maximum	for transmitting FFh = 41	2 cycles = 68.67 μs.	3 21	348	412
048/8049				Byte /Words	Cycles Xmit 00h	Cycles Xmit FFh
XMIT	MOV MOV	A,@R0 R1,#08H	; R0 Points to Data Word ; Load Bit Count	1 2	1 2	1 2
XM1	ANL RRC JC ORL	PORT1,#0FCH A XM2 PORT1,#01H	; 0 → Data, Clock Rotate Right A thru Carry ; 1 → Data	2 1 2 2	2 1 2 -	2 1 2 2 2 Loop
			:1→ Clock	2 2 14	2 2 75	2 2

### **Software Timer**

Microcontrollers quite often need to implement time delays. Debouncing key input, pulse width modulation,

and phase angle control are just a few examples. Implementing a 10 ms time delay loop subroutine will be considered in this section.

				Byte/Words	Cycles
DELAY	MOVLW	41H	;10 ms Delay Loop	1	1
525	MOVWF	COUNT2		1	1
	CLRF	COUNT1	•	1	1
		0001111	,	'	
LOOP	INCFSZ	COUNT1	;This Inner Loop will be	1	2/1
	GOTO	LOOP	; Executed 256 Times	1	2
	DECFSZ	COUNT2	;	1	2/1
	GOTO	LOOP	•	1	2
	RET		1	1	2
				8	
			65 = 20025 Tcyc = 10.011 ms. The occessary) because of its fine instru		on.
OP800				Byte/Words	Cycles
DELAY	LD	COUNT1,#0BH	;10 ms Delay Loop	2	3
J==	Б	B,#0EH	;	1	1
1 00D	DDCZ	D	_	4	4
LOOP	DRSZ JP	B LOOP	•	1 1	1 1
	DRSZ	COUNT1	;	1	i
	JP	LOOP	;	i	1
	RET		;	<u>1</u>	5
ST62	LDI	A, #FF	. LOOP4 Count	Byte/Words	Cycles 4
	LDI	X, A A, #04	; LOOP1 Count	1 2	4 4
	Ю.	Y, A	; LOOP2 Count	1	4
	DEC	X	; 0 CLK	1	4
LOOP	DEC				
LOOP	JRNZ	LOOP	; o CLK	1	2
LOOP		LOOP Y LOOP	; 0 CLK	1 1 1	2 4 2
LOOP	JRNZ DEC	Υ	; ; 0 CLK	1	2 4 2
Execution	JRNZ DEC JRNZ	Υ	,	1 1	2 4 2
Execution	JRNZ DEC JRNZ time for the su = FFh, N2 = 0	Y LOOP abroutine = (6N1 + 6) N2 +	,	1 1 10	2
Execution where N1	JRNZ DEC JRNZ time for the su = FFh, N2 = 0	Y LOOP ubroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms.	16 cycles,	1 10 Byte/Words	2 Cycles
Execution where N1	JRNZ DEC JRNZ time for the su = FFh, N2 = 0	Y LOOP abroutine = (6N1 + 6) N2 +	,	1 1 10	2
Execution where N1  MC68HC0  DELAY	JRNZ DEC JRNZ time for the su = FFh, N2 = 0	Y LOOP ubroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms.	16 cycles,	1 1 10 Byte/Words 2 2	Cycles 2 2
Execution where N1	JRNZ DEC JRNZ  I time for the st = FFh, N2 = 0  LDX LDX DECA	Y LOOP ubroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms.	16 cycles,	1 1 10 Byte/Words 2	Cycles 2 2
Execution where N1  MC68HC0  DELAY	JRNZ DEC JRNZ time for the su = FFh, N2 = 0	Y LOOP abroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms. \$2D \$5C	16 cycles,	1 10 Byte/Words 2 2 1 2 1	Cycles 2 2
Execution where N1  MC68HC0  DELAY	JRNZ DEC JRNZ  I time for the st = FFh, N2 = 0  LDX LDX LDX DECA BNE DECX BNE BNE BNE	Y LOOP ubroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms. \$2D \$5C	16 cycles,	Byte/Words 2 2 1 2 1 2 1 2	Cycles 2 2 3 2 3 2 3 2 2
Execution where N1  MC68HC0  DELAY	JRNZ DEC JRNZ  time for the su = FFh, N2 = 0  5  LDX LDX DECA BNE DECX	Y LOOP abroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms. \$2D \$5C	16 cycles,	Byte/Words 2 1 2 1 2 1 2 1	Cycles 2 2
Execution where N1  MC68HC0  DELAY	JRNZ DEC JRNZ  I time for the st = FFh, N2 = 0  LDX LDX LDX DECA BNE DECX BNE BNE BNE	Y LOOP ubroutine = (6N1 + 6) N2 + 4 gives us 10.01 ms. \$2D \$5C	16 cycles,	Byte/Words 2 2 1 2 1 2 1 2	Cycles 2 2 3 2 3 2 3 2 2

### SOFTWARE TIMER (CONT.)

6CXX				D . M	
DELAY	В	COUNT1,#%61 COUNT2,#%33	;10 ms Delay Loop ;	Byte/Words 2 2	<b>Cycles</b> 6 6
LOOP	DJNZ DJNZ RET	COUNT1,LOOP COUNT2,LOOP	; ; ; ;	2 2 1	10/12 10/12 14
Total execution ti	me = (12N1 +	10) N2, with N1 = 61H, N2 =	33H, time delay = 59976 cycles	= 9.979 ms.	
3048/8049				Byte/Words	Cycles
		00111174 ((4011	.40 ma Dalau Laan		
DELAY	MOV	COUNT1,#13H	;10 ms Delay Loop	2	2
DELAY LOOP1		COUNT1,#13H COUNT2,#AFH	; To ms Delay Loop ;	2	2

### **SUMMARY**

Table 1 summarizes code sizes for different microcontrollers. The overall relative code size number is an average of the individual relative code sizes. Given that the PIC16C5X's program word size is 12-bit, whereas all the other microcontrollers have 8-bit program memory, a compaction of 1.5 µs is expected. Clearly, the PIC16C5X meets this compaction (except for the COP800) and exceeds in most comparisons.

Table 2 summarizes relative execution speed. The overall speed is an average of relative speed numbers. For example, the COP800 will, on an average, exhibit 27% of the code execution speed of a PIC16C5X. In other words, the PIC16C5X will be 1/0.27 = 3.7 times faster than a COP800 on an average.


**TABLE 1 - COMPARISON OF CODE EFFICIENCY\*** 

Device	Packing BCD	Loop Control	Bit Test & Branch	8-Bit Sync Transmission	10 ms Soft- ware Timer	Overall
COP800	4 2.00	2 1.00	2 1.00	16 1.46	8 1.00	1.29
ST62	10 5.00	2 1.00	3 1.50	19 1.73	10 1.25	2.10
MC68HC05	10 5.00	3 1.50	3 1.50	20 1.82	11 1.38	2.24
Z86CXX	4 2.00	2 1.00	3 1.50	21 1.91	9 1.125	1.51
8048/8049	4 2.00	2 1.00	5 2.51	14 1.28	9 1.13	1.58
PIC16C5X @ 8 MHz	2	2	2	11	8	1.00

<sup>\*</sup> In each box, the top number is the number of program memory locations required to code the application. The bottom number is relative code size compared to the PIC16C5X:

# program memory locations for other microcontroller # program memory locations for the PIC16C5X

### FIGURE 1 - CODE SIZE COMPARISON




**TABLE 2 - COMPARISON OF EXECUTION SPEED\*** 

Device	Packing BCD	Loop Control	Bit Test & Branch	8-Bit Sync Transmission	10 ms Soft- ware Timer	Overall
COP800 @ 20 MHz	5 μs 0.08	6 μs 0.0832	4 μs 0.1252	105 μs 0.1408	_	0.108
ST62 @ 8 MHz	45.5 μs 0.0088	9.75 μs 0.0615	8.125 μs 0.0738	390 μs 0.0329	_	0.0455
MC68HC05 @ 4.2 MHz	10.05 μs 0.038	2.86 μs 0.1748	2.38 μs 0.21	126.7 μs 0.1168	-	0.136
Z86CXX @ 12 MHz	2.33 μs 0.172	1.835 μs 0.272	2.835 μs 0.176	68.67 μs 0.224	_	0.212
8048/8049 @ 11 Mhz	5.45 μs 0.0732	2.73 μs 0.1824	6.82 μs 0.0732	124.1 μs 0.1196	-	0.112
PIC16C5X @ 20 MHz	0.4 μs	0.6/0.4 μs	0.6/0.4 μs	14.8 μs	-	1.00

<sup>\*</sup> In each box, the top number is the time required to execute the example code, while the bottom number is a measure of relative performance compared to the PIC16C5X:

time required to execute code by the PIC16C5X time required to execute code by other microcontroller

### FIGURE 2 - EXECUTION SPEED COMPARISON



NOTES:



# **AN522**

### **Power-Up Considerations**

### INTRODUCTION

When powering up all microcontrollers it is necessary for the power supply voltage to traverse voltage ranges where the device is not guaranteed to operate before the power supply voltage reaches its final state. Since some circuits on the device (logic) will start operating at voltage levels lower than other circuits on the chip (memory), the device may power-up in an unknown state. To guarantee that the device starts up in a known state, it is necessary that it contain a power-up reset circuit. PIC16C5X microcontrollers are equipped with on-chip power-on reset circuitry, which eliminates the need for external reset logic. This circuit will function in most power-up situations where Vcc rise time is fast enough (50 ms or less). This application note describes the typical power-up sequence for PIC16C5X microcontrollers. Methods of assuring reset on power-up and after a brownout are discussed and simple, low cost external solutions are discussed for power-up situations where the PIC16C5X's internal circuitry cannot provide

### **POWER-UP SEQUENCE**


The PIC16C5X incorporates complex power-on reset (POR) circuitry on-chip which provides solid, reliable internal chip reset for most power-up situations. To use this feature, the user merely needs to tie MCLR to VDD. A simplified block diagram of the on-chip reset circuitry is shown in Figure 1. On power-up, the reset latch and

the start-up timer are reset to appropriate states by the power-on reset (POR). The start-up timer will begin counting once it detects MCLR to be high (i.e., external chip reset goes inactive). After the time-out period, which is typically 18 ms long, the timer will reset the reset latch and thus end the on-chip reset signal.

Figures 2 and 3 are two power-up situations with relative fast rise time on VDD. In Figure 1, VDD is stable when  $\overline{\text{MCLR}}$  is brought high (i.e., reset pulse is being provided by external source). The chip actually comes out reset about tost ms after that, where tost = oscillator start-up timer. (The timer is called oscillator start-up timer because the time-out was incorporated primarily to allow the crystal oscillator to stabilize on power-up.) In Figure 3, the  $\overline{\text{MCLR}}$  and VDD are tied together and clearly the on-chip rest mechanism is being utilized. The VDD is stable before the start-up timer expires and there is no problem with proper reset.


Figure 4, where VDD rise time is much greater than toST (typically 18 ms) clearly is the potentially problematic situation. The POR (power-on reset) pulse comes when VDD is about 1.5V. Most CMOS logic, including the start-up timer starts functioning between 1.5V to 2.0V. When the start-up timer starts times out, the chip reset is ended and the chip attempts to execute. If by this time the VDD has reached VDD MIN value, then all circuits are guaranteed to function correctly and power-up reset is successful. If, however, the VDD slope was too slow and had not reached VDD MIN, then the chip may or may not function properly.

### FIGURE 1 - PIC16C5X INTERNAL RESET CIRCUIT




## **Power-Up Considerations**


### FIGURE 2 - EXTERNAL RESET PULSE



### FIGURE 3 - INTERNAL RESET (VDD AND MCLR TIED TOGETHER)



### FIGURE 4 - INTERNAL RESET (VDD AND MCLR TIED TOGETHER): SLOW VDD RISE TIME




### **Power-Up Considerations**

# EXTERNAL POWER-ON RESET CIRCUIT

To use power supplies with slow rise times it is necessary to use an external power-on reset circuit such as the one shown in Figure 5. This circuit uses an external RC to generate the reset pulse. The time constant of the RC should be long enough to guarantee that the reset pulse is still present until VDD has reached VDD min. R should be 40K or less to guarantee that the MCLR will pull to within 0.2 volts of VDD. (since the leakage spec on MCLR is ±5 μA, a resistor larger than 40K may cause input high voltage on this pin to be less than VDD - 0.2V, the required spec). The diode D is used to rapidly discharge the capacitor on power-down. This is very important as a power-up reset pulse is needed after a short power-down (less than the time constant of RC) or after a power spike. The resistor R1 protects against high current flowing into MCLR pin from fully charged capacitor C in the event MCLR pin breakdown is induced through ESD or EOS. The circuit, however, does not protect against brown-out situations where the power does not drop to zero, but merely dips below VDD MIN. In such a situation, voltage at the MCLR pin will not go low enough (i.e., below VIL) to guarantee a reset pulse. The following section presents an example circuit to protect against such brown-outs.


## FIGURE 5 - EXTERNAL POWER-ON RESET CIRCUIT




### **BROWNOUT PROTECTION**

In many applications it is necessary to guarantee a reset pulse whenever VDD is less than VDD min. This can be accomplished using a brownout protection circuit such as the one shown in Figure 6. This is a simple circuit that causes a reset pulse whenever VDD drops below the zener diode voltage plus the Vbe of Q1. A 3.3 volt zener will produce a reset pulse whenever VDD drops below about 4 volts. This circuit has a typical accuracy of about  $\pm 100$  mV. A less expensive, albeit less precise, brownout circuit is shown in Figure 7. Transistor Q1 turns off when Vbe = VDD  $\bullet$  R1/(R1+R2) falls below 0.7 V allowing R3 to pull down MCLR input.

## FIGURE 6 - BROWNOUT PROTECTION CIRCUIT



## FIGURE 7 - BROWNOUT PROTECTION CIRCUIT



Author: Sumit Mitra

Logic Products Division

# **Power-Up Considerations**

NOTES:



# **AN514**

### **Software Interrupt Techniques**

### INTRODUCTION

This application note describes a unique method for implementing interrupts in software on the PIC16C5X series of microcontrollers. The method takes advantage of the PIC16C5X's architecture which allows changing the program counter under software control. Up to eight interrupt lines are possible, but the practical limit for simple code generation is six interrupts, or 64 possible input conditions. The interrupt detection time is under software control and standard I/O pins are used as the interrupt lines.

### THEORY OF OPERATION

## SOFTWARE POLLING OF I/O LINES REPLACES HARDWARE INTERRUPT

The interrupt conditions are determined by detecting changes on the I/O lines that have been selected to be the interrupt lines. These changes are used to create a jump table that allows a different program response to each interrupt condition. The interrupt response time is under software control and can be as short as ten to twenty microseconds, depending on main program and interrupt subroutine program length.

## CREATING THE INTERRUPT SUBROUTINE JUMP TABLE

Each I/O condition may have its own unique subroutine to respond to changes on the interrupt lines. Direct access to these routines is achieved by using the PIC16C5X's ability to change the program counter under software control. Here is an example of how two I/O lines may be polled:

MOVF	CONDTN,W	;LOAD I/0 CONDITION INTO W ;REGISTER
ANDLW	3	;MASK OFF TOP 6 BITS
ADDWF	2,1	; ADD INPUT TO PROGRAM COUNTER
		;TO CREATE JUMP TABLE
GOTO	MAIN	;FOR NO CHANGE GO TO MAIN ;PROGRAM
GOTO	INT1	; FOR CHANGE IN BIT 0 GOTO INT1
GOTO	INT2	; FOR CHANGE IN BIT 1 GOTO INT2
GOTO	INT3	FOR BOTH CHANGE GOTO INT3

The changes to the I/O lines have been used to create a two bit number that is added to the program counter. The GOTO that is executed depends on the new program counter address.

# CREATING CONSTANT TIME POLLING

In most applications requiring interrupts, it is important to poll the interrupt lines at fixed time intervals, usually only a few microseconds in length. Two techniques may be used on the PIC16C5X to achieve this. They are dividing the main program into multiple sections and implementing an elapsed time counter (see flow chart). Both of these techniques use the same program jump table concept that was described above. First, the main program is divided into several sections based on the desired I/O polling time. When MAIN is called a branch register is added to the program counter. This determines which section of MAIN code should be executed next. At the end of execution the branch register is decremented so the next section of code will be executed after the next polling. If the branch register is zero then the number of sections of main code is added into it to start the main program over again.

An elapsed time counter can be implemented using the RTCC counter. At the beginning of I/O polling the RTCC register is cleared. It then starts counting the instruction cycles. Then after the main program subsection has been executed, the RTCC register is subtracted from the desired polling time. This determines how many instructions need to be executed before the next polling. A jump table is then created to execute these instructions before the next polling. An example is shown below. This example assumes from zero to 15 additional instruction cycles are needed. Actual numbers need to be computed for each individual application.

MOVLW	POLL	; POLL:	=DESIRE	D POLL	CYCI	ES	-	15
SUBWF	RTCC,W	; DETE	RMINE HO	W MUCH	TIME	то	WZ	IT
ADDWF COUNTE	•	; ADD	WAIT	TIME	TO	PRO	GR	MA
NOP		;15 AD	DITIONA	LINSTR	JCTIC	N C	/CI	ES
:								
:		; TOTA	L OF 15	NOP'S				
NOP		;1 ADD	ITIONAL	INSTRU	CTIO	N CZ	/CI	ES
GOTO	START	; 0 ADD	ITIONAL	INSTRU	CTIO	N CZ	/CI	ES

© 1993 Microchip Technology Inc. DS00514B-page 1

## **Software Interrupt Techniques**

For example, if the desired instruction time is 50 cycles and the subsection we just executed has a consumed a total of 40 instruction cycles (including all overhead cycles) the value of

RTCC(40) - POLL(50-15(35)) =5


will be added to the program counter. The program will then jump to the sixth NOP. That NOP plus the 9 following it will be executed for a total of ten more instruction cycles. Note that the final GOTO has two

instruction cycles and these must be included in the program overhead.

#### Example

The following example (see flow chart and code) is the core program for the software interrupt technique described above. This program assumes four interrupt conditions, four main program sections and an eight additional elapsed time instructions.

FIGURE 1 - SOFTWARE INTERRUPT FLOW CHART



### 2

# **Software Interrupt Techniques**

### APPENDIX A:

MPASM B0.54 PAGE 1

		LIST	P=16C54	
				;SOFTWARE INTERRUPT APPLICATIONS ;BRANCH IS MAIN PROGRAM REGISTER
0008	BRANCH	EOU	8	ADICANCII IS MAIN PROGRAM REGISTER
0009	CNDTN	~	9	
000A	IO	EQU	0A	
000B	TEMP	EQU	0B	
0000 0069	SETUP	CLDE	CNDTN	
0001 0004	SEIOF	MOVLW	4	
0002 0028			BRANCH	; FOUR MAIN PROGRAM SECTIONS
0003 0C08		MOVLW	8	
0004 0002		OPTION		; SET RTCC TO ONE COUNT PER INSTRUCTION CYCLE
0005 0061	START	CLRF	1	;CLEAR RTCC REGISTER
0006 0206		MOVF		;READ I/O
0007 002A 0008 0109		MOVWF	IO II	;THIS SECTION OF CODE CALCULATES THE
0008 0109 0009 002B				;JUMP TABLE. ANY INPUT THAT CHANGES FROM
000A 0209				; A ZERO TO A ONE IS CONSIDERED AN INTERRUPT.
000B 00AB		SUBWF		;THE EQUATION IS:
000C 020A		MOVF	IO,W	; (IO + CNDTN) - CNDTN = INTERRUPT
000D 0029				;WHERE IO IS CURRENT INPUT AND
000E 020B		MOVF		; CNDTN IS PREVIOUS INPUT.
000F 0E03 0010 01E2		ANDLW		;MASK OFF TOP 6 BITS ;ADD INPUT TO PC TO CREATE JUMP TABLE
0010 01E2 0011 0A1B		GOTO	MATN	;ADD INPUT TO PC TO CREATE JUMP TABLE ;FOR INPUT=00
0012 0A15		GOTO		FOR INPUT=01
0013 0A17		GOTO	INT2	;FOR INPUT=10
0014 0A19		GOTO	INT3	FOR INPUT=11
0015 0000	INT1	NOP		;INTERRUPT LINE 1 CODE
0016 0A05			START	
0017 0000	INT2	NOP		;INTERRUPT LINE 2 CODE
0018 0A05 0019 0000	INT3	GOTO NOP	START	;INTERRUPT LINES 1 AND 2 CODE
001A 0A05	INIS	GOTO		/INTERROPT LINES I AND 2 CODE
001B 0208	MAIN		BRANCH, W	
001C 01E2 001D 0000		ADDWF NOP	2,1	; ADD BRANCH TO PC TO CREATE JUMP TABLE
001E 0A28			MATN4	;JUMP TABLE, LAST FIRST ON DECREMENT TABLE
001F 0A26			MAIN3	TOOLI TIBBE, BIOT TIROT ON BEGREENENT TIBBE
0020 0A24		GOTO	MAIN2	
0021 0A22		GOTO	MAIN1	
0022 0000	MAIN1	NOP		;MAIN PROGRAM CODE BANK ONE
0023 0A2A		GOTO	BRNCHK	
0024 0000	MAIN2			;MAIN PROGRAM CODE SECTION TWO
0025 0A2A			BRNCHK	WATER PROGRAM GODE GEGETON EVENT
0026 0000	MAIN3		BRNCHK	;MAIN PROGRAM CODE SECTION THREE
0027 0A2A 0028 0000	MAIN4	GOTO NOP		;MAIN PROGRAM CODE SECTION FOUR
0020 0000 0029 0A2A	.211111		BRNCHK	TROUBLE CODE BESTON FOR
002A 02E8	BRNCHK	DECFS7	BRANCH.1	;DECREMENT BRANCH REGISTER AND CHECK FOR ZERO
002B 0A2E		GOTO	TIMCHK	
002C 0C04		MOVLW	4	
002D 0028		MOVWF	BRANCH	; RELOAD BRANCH WITH 4 AT END OF MAIN
002E 0C29	TIMCHK	MOVLW	D'41'	; CHECK TO SEE IF RTCC HAS REACHED 50(50-7)

# **Software Interrupt Techniques**

002F	0081	SUBWF	1,W	;DETERMINE WAIT TIME
0030	01E2	ADDWF	2,1	;ADD WAIT TIME TO PC
0031	0000	NOP		
0032	0000	NOP		
0033	0000	NOP		
0034	0000	NOP		
0035	0000	NOP		
0036	0000	NOP		
0037	0000	NOP		
0038	0A05	GOTO	START	
		END		

Errors : 0 Warnings : 0



# **AN527**

### **Software Stack Management**

### INTRODUCTION

The PIC16C5X has a stack which is only 2 deep, as a result of which only two nested calls can be made (i.e. only one call within a call routine). If more than two levels of subroutine nesting is required, this application note can be used to implement a stack manager to handle the flow of the calls.

Note: Since the amount of RAM on the PIC16CXX is limited, it would be prudent to determine the maximum number of nested calls which have to be made in a program and define the stack length appropriately.

### **IMPLEMENTATION**

This application note implements a 5-deep stack, so 5 nested calls can be made without overflowing the stack. NCALL is defined as a MACRO which will be used instead of the mnemonic CALL, when a subroutine call is made. The NCALL routine, "pushes" the return PC value on the "stack" and then executes the called subroutine. At the end of the subroutine, instead of using the RETLW k instruction, a GOTO RETURN is executed, where RETURN is a routine which "pops" the return PC value from the "stack" and resumes the normal flow of the program.

Note: Since Software Stack Management utilizes the FSR register, and indirect addressing, the user should restore the "original" values to the FSR register if it is utilized elsewhere in the program.

The routines, as described in this application note, will work only if the called routine is within the first 256 words for each program. If the user desires to branch over to the other low 256-byte program pages, as in the PIC16C57, then the status byte should be saved along with the PC.

Author: Stanley D'Souza Logic Products Division

## **Software Stack Management**

```
SM.ASM 7-15-1994 13:9:35
MPASM 1.00 Released
                                                                  PAGE 1
LOC OBJECT CODE
                   LINE SOURCE TEXT
                   0001
                                list p=16c54,f=inhx8m
                   0002 ;********
                   0003;
                               sm.asm:
                    0004 ;
                                Routine, demonstrating how to implement a stack
                               manager capable of handling more than 2
                   0005 ;
                    0006;
                                subsequent subroutine calls.
                    0007 ;
                               Note: Since this is a demo, NOP has been used
                                where normally the body of the subroutine would
                    0008;
                    0009 ;
                                reside.
                    0010 ;****************************
                    0011 ;
0002
                                       EQU
                    0013 FSR
                               EQU
0004
0008
                    0016 STACK EQU
                                               ;define stack top
                    0018 ; NOTE: the next 5 locations in RAM should be reserved for the
                    0019 ;"STACK" implementation. Please do not use any ram locations
                    0020 ;from decimal 8 to decimal 12.
                    0022 ;
                    0023
                               ORG
                                       01FF
01FF 0A07
                   0024
                               GOTO
                                       START
                    0025 ;
                   0026
                                ORG
                   0027 ;
0000 0008
                    0028 INIT
                                MOVLW
                                       STACK
                                              ;load "stack" as indirect pointer
0001 0024
                   0029
                                MOVWF
                                       FSR
0002 0A07
                   0030
                                GOTO
                                       START
                   0031 ;
                   0032 ;***************************
                    0033 ;define NCALL as a MACRO used instead of the
                    0034 ;mnemonic CALL.
                    0035;
                   0036 NCALL MACRO
                                      LABEL
                    0037
                                MOVE
                                       PC,W
                                               ;save PC on "stack"
                   0038
                                MOVWF
                                       Ω
                    0039
                                TNCF
                                       FSR
                                               ;Inc. "stack" pointer.
                   0040
                                GOTO
                                       LABEL
                                              ; jump to routine
                    0041
                               ENDM
                    0042 ;
                    0043 ;return from subroutine NCALL
                   0044 ;
                    0045 RETURN DECF
                                       FSR
                                               ;point to last "stack" location
0003 00E4
0004 0C03
                               MOVT-W
                    0046
                                       3
                                               ;add 3 and output value from FSR
                                ADDWF
0005 0100
                    0047
                                       0.W
                                               ;load in PC as next executable
0006 0022
                    0048
                               MOVWF
                                       PC
                    0049;
                                               instruction
                    0050;
                    0051 ;******************************
                    0052 ;
```

### 9

## **Software Stack Management**

MPASM 1.00 Released	SM.ASM 7-15	-1994 13:9:35	PAGE 2
LOC OBJECT CODE	LINE SOURCE TEXT		
0007 0000 0008 0202 0009 0020	0054 ; 0055 START NOP 0056 NCALL M MOVF M MOVWF	PC,W ;save PC on "sta	ack″
000A 02A4 000B 0A0F 000C 0000 000D 0000 000E 0003	M INCF M GOTO 0057 NOP 0058 NOP 0059 SLEEP	-	pointer.
000F 0000  0010 0202  0011 0020  0012 02A4  0013 0A16  0014 0000  0015 0A03  0016 0000  0017 0202  0018 0020  0019 02A4  001A 0A1D	0061 TOM NOP 0062 NCALL M MOVF M MOVWF M INCF M GOTO	PC,W ;save PC on "sta 0 ; / FSR ;Inc. "stack" p DICK ;jump to routine ;body of routine TOM RETURN  HARRY PC,W ;save PC on "sta 0 ; / FSR ;Inc. "stack" p	pointer. ack" pointer.
001B 0000 001C 0A03 001D 0000 001E 0000	0068 NOP 0069 GOTO 0070 ; 0071 HARRY NOP 0072 NOP	<pre>/body of routine DICK RETURN  /body of routine HARRY // /</pre>	
001F 0A03	0073 GOTO 0074; 0075; 0076 END 0077	RETURN	

# **Software Stack Management**

MPASM 1.00 Released	SM.ASM	7-15-1994	13:9:35	PAGE	3
SYMBOL TABLE					
LABEL	VA	ALUE			
DICK		0016			
FSR	(	0004			
HARRY	(	01D			
INIT	(	0000			
PC	(	0002			
RETURN	(	0003			
STACK	(	8000			
START		0007			
TOM	(	000F			
V-1000		1)			
MEMORY USAGE MAP ('X' = U	sed, '-'	= Unused)			
0000 : xxxxxxxxxxxxx x	xxxxxxxxx	xxxx			
0040 :					
0180 :					
01C0 :		———Х			
All other memory blocks u	nused				
Errors : 0					
Warnings: 0					



# **AN581**

### **Implementing Long Calls**

### INTRODUCTION

This application note discusses how to implement "long Calls" in the PIC16C5X architecture. The use of long call can simplify the partitioning of the application program with minimal software overhead.

In the PIC16C5X architecture, the program memory page size is 512 words. Depending on the device, the program memory may be as large as 2K words (as in the PIC16C57 or PIC16C58 devices). The program counter (and stack) width range from 9- to 11-bits, depending on the amount of program memory the device has. Table 1 shows the width of the Program Counter (PC) and Stack for the various devices.

TABLE 1: PC AND STACK WIDTH

	Width	Program	
Device	Program Counter	Stack	Memory (Words)
PIC16C54 / PIC16C55	9	9	512
PIC16C56	10	10	1K
PIC16C57 / PIC16C58	11	11	2K

The low order 8-bits of the program counter are accessible by the user program. These bits are contained in the PC register. The entire Program Counter is shown in Figure 1.

Since A8 is forced to 0 by CALL instructions, the start address of subroutines must be in the first 256 words of each program memory page. Depending on the size and number of called subroutines, this limitation may become a burden to the software developer. The implementation of a "long call" eases this, by allowing the subroutine to be anywhere in the program memory page. The three important concepts, to understand the implementation of the long call are:

- A CALL instruction loads the entire PC onto the Stack
- 2. A GOTO instruction does not affect the Stack
- A GOTO instruction can branch to any location in a program memory page.

Also to select the desired page, the RP1 and RP0 bits (STATUS<6:5>) must be programmed accordingly. These bits do not get loaded into A10:A9, of the PC, until one of the following occurs:

- 1. A CALL instruction
- 2. A GOTO instruction
- An instruction that modifies the PC register (PC<:7:0>), such as ADDWF PC, F.

So a CALL instruction followed by a GOTO instruction will always remain in the same page as the intended call. This allows the developer to place "call vectors" at the first 256 words of each page. The instruction at the "call vector" then executes a GOTO instruction to the subroutine anywhere in that page. The RETLW instruction, of the subroutine, will then POP the stack. The Stack contained the PUSHed PC from the CALL instruction.

Figure 2 shows an example of a "long call" sequence in a device with 2K-words.

FIGURE 1: PROGRAM COUNTER STRUCTURE





FIGURE 2: EXAMPLE OF A "LONG CALL" SEQUENCE



## **Implementing Long Calls**

The flow that occurs in Figure 2 is as follows:

- Select the program memory page of the desired subroutine and execute the call to that subroutine.
- The program loads the Stack with the PC+1 address, branches to the selected page and specified address of the "call vector" (must be in the first 256 locations of the page)
- Executes a GOTO instruction, to have access to the entire program memory page. Then executes the subroutine.
- Executes the RETLW instruction, which POPs the new PC from the Stack. This causes program execution to continue at the instruction after the CALL instruction.

The use of "long calls" could be used to place all the subroutines in selected page(s), since the entire page can contain the subroutines (not restricted to the top half of the page). The placing of all subroutines in fewer program memory pages can reduce the overhead of specifying the required pages, since they are changed less frequently.

Use of the MPASM assembler can ease in the verification that call vectors and the call routine are in the same program memory page. Example 1 shows the use of assembler directives to print user defined warning or error messages in the listing file. These are shown as the shaded conditional statements. These messages are only printed in the listing file, and no indication of these messages is shown at the completion of assembly.

## **Implementing Long Calls**

#### **EXAMPLE 1: USE OF ASSEMBLER DIRECTIVES**

```
P1_TOP
                                      0x0000
                       EOU
                                                     ; First address in page 0
P2_TOP
                      EQU
                                      0x0200
                                                     ; First address in page 1
P3_TOP
                       EQU
                                      0x0400
                                                     ; First address in page 2
P4_TOP
                       EQU
                                      0x0600
                                                     ; Reset vector address in page 1
RESET_V
                      EOU
                                      0x07FF
            P1_TOP
     orq
            P3_TOP
     org
My_Subroutine_V
                    GOTO
                            My_Subroutine
                                             ; Vector for My_Subroutine
My_Subroutine
                                              ; My_Subroutine routine
    if ( ( My_Subroutine_V & 0x0600 ) != ( My_Subroutine & 0x0600 ) )
               "ERROR - User Defined: CALL VECTOR and CALL routine NOT in same page"
    endif
My_Subroutine_END
                     RETURN
    if ( ( My_Subroutine_V & 0x0600) != (My_Subroutine_END & 0x0600) )
       MESSG
              "Warning - User Defined: Call routine crosses page boundry"
    endif
                                              ; Program memory address for the reset vector
       org
             RESET V
                                             ; Goto the beginning of the program
               GOTO
                              START
```

#### **CONCLUSION**

The use of "long calls" may ease the development of application programs. For minimal overhead, the application program can execute a subroutine from anywhere in the program memory, and return to the desired location. This eases the development of the application program, by reducing the mapping of subroutine in the first 256 words of each program memory page. The use of "long calls" is possible in any of the PIC16C5X devices, but is most useful in the devices with more than one program memory page. For device with more than one page of program memory, the assembler directives can be used to verify that the subroutines are in the program memory page.

Author: Mark Palmer - Sr. Application Engineer



# **AN586**

### **Macros for Page and Bank Switching**

#### INTRODUCTION

This application note discusses the use of the MPASM assembler's conditional assembly to automatically switch between program memory pages or to set the data memory banks. These macros, along with the long call technique (see Application Note ANS81), ease the development of software. Though the use of these macros can simplify the program memory paging and data memory banking with minimal software overhead. The use of these macros without thought can causes unnecessary (duplicate) instructions to be used, by setting page or bank bits unnecessarily.


The PIC16C5X family of devices has an architecture where the program memory has up to four pages of program memory (512 words / page) and four banks of data memory (16 bytes / bank). Two bits in the STATUS register, PA1 and PA0, are used to manage the program memory page. Two bits of the FSR register, bits 6 and 5, manage the data memory bank. We will call the FSR<5> bit RP0 and the FSR<6> bit RP1 (for Register Page 0 and 1). The naming of these bits RP1 and RP0 should

not be confused with the similarly named bits in the PIC16CXX family (PIC16C64, PIC16C71, etc.). The RP bits for the PIC16CXX family are found in the STATUS register, as opposed to the FSR register for the PIC16C5X family. The use of these macros can be modified to support the PIC16CXX family.

The program memory organization is shown in Figure 1 and the data memory organization is shown in Figure 2. To use the macros for the data memory, the data memory locations must be EQUated for the absolute address, and not the relative address in the bank. The relative address is the lower 5-bits of the data memory address.


When the address of the data memory has the MSb (bit 4) of the direct address is cleared, or FSR<4> cleared (for indirect addressing), the address 0h through 0Fh is accessed. That is when accessing addresses 0h through 0Fh, the bank selection (FSR<6:5>) bits are ignored. This means that data memory addresses 'xxx0 xxxx'b access the data memory address 0xh (x is 0 - Fh).

#### FIGURE 1: PROGRAM MEMORY ORGANIZATION



DS00586A-page 2

#### FIGURE 2: DATA MEMORY MAP



The use of MPASM's conditional assembly, allows the selection of source code to be assembled based on the address of the symbol / label. The Macros supplied are show in Table 1. They can be grouped into three categories:

- 1. Configuring of the program memory pages
- 2. Configuring of the data memory banks
- 3. Other

**TABLE 1: MACROS** 

Program Calling Paging	Operands	Operation
CALLM	address	Sets page bits, then CALLs the specified routine
GOTOM	address	Sets page bits, then GOTOs the specified address
PAGE_MAC	address	Sets the specified page bits
Data Memory Banking		
ADDWF_MAC	Reg, dest	Sets Bank bits, then executes the ADDWF
ANDWF_MAC	Reg, dest	Sets Bank bits, then executes the ANDWF
BCF_MAC	Reg, bit	Sets Bank bits, then executes the BCF
BSF_MAC	Reg, bit	Sets Bank bits, then executes the BSF
BTFSC_MAC	Reg, bit	Sets Bank bits, then executes the BTFSC
BTFSS_MAC	Reg, bit	Sets Bank bits, then executes the BTFSS
CLRF_MAC	Reg	Sets Bank bits, then executes the CLRF
COMF_MAC	Reg, dest	Sets Bank bits, then executes the COMF
DECF_MAC	Reg, dest	Sets Bank bits, then executes the DECF
DECFSZ_MAC	Reg, dest	Sets Bank bits, then executes the DECFSZ
INCF_MAC	Reg, dest	Sets Bank bits, then executes the INCF
INCFSZ_MAC	Reg, dest	Sets Bank bits, then executes the INCFSZ
IORWF_MAC	Reg, dest	Sets Bank bits, then executes the IORWF
MOVF_MAC	Reg, dest	Sets Bank bits, then executes the MOVF
MOVWF_MAC	Reg	Sets Bank bits, then executes the MOVWF
RLF_MAC	Reg, dest	Sets Bank bits, then executes the RLF
RRF_MAC	Reg, dest	Sets Bank bits, then executes the RRF
SUBWF_MAC	Reg, dest	Sets Bank bits, then executes the SUBWF
SWAPF_MAC	Reg, dest	Sets Bank bits, then executes the SWAPF
XORWF_MAC	Reg, dest	Sets Bank bits, then executes the XORWF
BANK_MAC	Reg	Sets the specified Bank bits
Other		
SAVE_W_STATUS	-	Saves the W and STATUS registers
RESTORE_W_STATUS	-	Restores the W and STATUS registers

These macros (see Appendix A) ease the development of programs, but care should be taken in their use so that redundant instructions are not caused. An example of this is if you wanted to do the operations, INCF and BTFSS, on data memory location CNTR (in bank 3) and the FSR was pointing to some other bank. The use of the macros for both operations would cause six program memory locations to be assembled, while with some thought only four words are needed (see Example 1).

#### CONCLUSION

The use of these macros simplify the program development by managing the memory resources of the PIC16C5X device. If the application program becomes too large for the desired device program memory, it is recommended to study the listing file for any unnecessary code due to non-optimum usage of these macros. The MAC\_TST.ASM file, is supplied to show how these macros work in a program.

#### **EXAMPLE 1A: GENERATION OF UNNECESSARY CODE**

INCF_MAC	CNTR, F	->	BSF	FSR, 5	
			BSF	FSR, 6	
			INCF	CNTR, F	
BTFSS_MAC	CNTR, 5	->	BSF	FSR, 5	; Unnecessary, already in bank
			BSF	FSR, 6	; Unnecessary, already in bank
			PALES	CNTR 5	

#### **EXAMPLE 1B: GENERATION OF OPTIMUM CODE**

INCF_MAC	CNTR,	F	->	BSF	FSR,	5
				BSF	FSR,	6
				INCF	CNTR,	F
BTFSS	CNTR,	5	->	BTFSS	CNTR,	. 5

Written By: Mark Palmer - Sr. Application Engineer Contributions by: Mike Morse - Sr. Field Application Engineer (Dallas)

#### APPENDIX A: MACRO FILE

```
; This file contains MACROs to ease in the use of the Program Memory
; paging and the Data Memory bank switching for the PIC16C5x devices
    File Name: AUTO_PG.MAC
    REVISION: 5-20-94
                     0x0200
PAGE1_OR_3 EQU
                                  ; Program Memory in page 1 or page 3
                                ; Program Memory in page 2 or page 3
PAGE2_OR_3 EQU
                   0 \times 0400
BANK1_OR_3 EQU
                     0 \times 020
                                 ; Data Memory in Bank 1 or Bank 3
BANK2_OR_3 EQU
                     0 \times 040
                                  ; Data Memory in Bank 2 or Bank 3
CALLM
                                     program_address
;** Configures the PA1 and PA0 bits as required, ensures that the CALLed
;** "routine" is in the first 256 locations of the program memory page.
;** If the "routine" is in the second 256 locations of the program memory page,
;** an User Defined ERROR Message is placed in the LISTING file. MPASM
;** presently only places this message in the listing file (i.e. no indication
;** is shown when MPASM completes execution in the ERROR / WARNING listed.
CALLM
             macro
                       routine
    if ( ( routine & PAGE1_OR_3 ) == PAGE1_OR_3 )
                   STATUS, PAO ; Set PAO for Program Memory Page
             BCF
                  STATUS, PA0
                                    ; Clear PAO for Program Memory Page
    endif
    if ( ( routine & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                   STATUS, PA1
                                    ; Set PA1 for Program Memory Page
    else
             BCF
                  STATUS, PA1
                                    ; Clear PA1 for Program Memory Page
    endif
    if ( (routine & 0x0100 ) == 0x0100 )
      MESSG "Error - User Defined: CALLed routine in 2nd 256 locations of the
            program memory page"
    endif
             CALL
                    routine
              endm
```

```
; * *
                            GOTOM
                                    program_address
;** Configures the PA1 and PA0 bits as required, and GOTOs the specified
;** locations of the program memory page.
    *******************
GOTOM
            macro
                      routine
    if ( ( routine & PAGE1_OR_3 ) == PAGE1_OR_3 )
                   STATUS, PA0
                                   ; Set PAO for Program Memory Page
    else
             BCF
                    STATUS, PA0
                                   ; Clear PAO for Program Memory Page
    endif
    if ( ( routine & PAGE2_OR_3 ) == PAGE2_OR_3 )
                   STATUS, PA1
                                  ; Set PA1 for Program Memory Page
    else
                    STATUS, PA1
             BCF
                                  ; Clear PA1 for Program Memory Page
    endif
             GOTO
                    routine
             endm
; * *
                  ADDWF_MAC
                              data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "ADDWF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
ADDWF_MAC
            macro
                      address, d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                   FSR, RPO
                                   ; Set RPO for Data Memory Page
    else
             BCF
                    FSR, RP0
                                   ; Clear RPO for Data Memory Page
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                                   ; Set RP1 for Data Memory Page
                   FSR, RP1
             BSF
    else
             BCF
                    FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             ADDWF
                     address, d
```

```
ANDWF_MAC
                               data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "ANDWF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
ANDWF_MAC
                      address, d
           macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                                 ; Set RPO for Data Memory Page
                   FSR, RP0
             BCF
                  FSR, RPO
                                    ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                   FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
             BCF
                  FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             ANDWF
                   address, d
             endm
          BCF_MAC data_address, bit
;**
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "BCF data_address, bit" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
BCF MAC
                       address, b
             macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
             BSF
                  FSR, RP0
                                   ; Set RPO for Data Memory Page
    else
                    FSR, RPO
                                   ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                    FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
             BCF
                    FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             BCF
                   address, b
             endm
```

```
; * *
                   BSF_MAC
                            data_address, bit
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "BSF data_address, bit" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
BSF_MAC
            macro
                      address, b
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                   FSR, RP0
                                  ; Set RPO for Data Memory Page
    else
             BCF
                   FSR, RPO
                                   ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
            BSF
                   FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
            BCF
                  FSR, RP1
                                  ; Clear RP1 for Data Memory Page
    endif
             BSF
                   address, b
             endm
          BTFSC_MAC data_address, bit
; * *
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "BTFSC data_address, bit" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
BTFSC MAC
                       address, b
            macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
            BSF
                  FSR, RP0
                                  ; Set RPO for Data Memory Page
    else
                   FSR, RPO
                                   ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                   FSR, RP1
                                  ; Set RP1 for Data Memory Page
    else
                   FSR, RP1
                                  ; Clear RP1 for Data Memory Page
    endif
             BTFSC
                    address, b
             endm
```

```
BTFSS_MAC
                              data_address, bit
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "BTFSS data_address, bit" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
BTFSS_MAC
            macro
                      address, b
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                  FSR, RP0
                                 ; Set RPO for Data Memory Page
    else
             BCF
                                   ; Clear RPO for Data Memory Page
                  FSR, RP0
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                  FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
             BCF FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             BTFSS address, b
         CLRF_MAC data_address
; * *
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "CLRF data_address" instruction. The data_address
;** must be the absolute address and NOT the relative address in
;** the data memory page.
CLRF_MAC
            macro
                       address
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
            BSF
                  FSR, RPO
                             ; Set RPO for Data Memory Page
    else
             BCF
                 FSR, RP0
                                   ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                   FSR, RP1
                                  ; Set RP1 for Data Memory Page
    else
                                   ; Clear RP1 for Data Memory Page
             BCF
                    FSR, RP1
    endif
             CLRF
                    address
             \verb"endm"
```

```
; * *
                  COMF_MAC
                             data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "COMF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
COMF_MAC
                     address, d
           macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                  FSR, RPO
                               ; Set RPO for Data Memory Page
    else
            BCF
                   FSR, RP0
                                 ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                  FSR, RP1
                                  ; Set RP1 for Data Memory Page
            BSF
    else
                  FSR, RP1
                                 ; Clear RP1 for Data Memory Page
    endif
            COMF
                  address, d
;**
          DECF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "DECF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
;**
macro
                      address, d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                  FSR, RP0
                                 ; Set RPO for Data Memory Page
    else
            BCF
                 FSR, RP0
                                 ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                  FSR, RP1
                                 ; Set RP1 for Data Memory Page
    else
                                 ; Clear RP1 for Data Memory Page
    endif
            DECF
                   address, d
```

```
DECFSZ_MAC
                               data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "DECFSZ data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
DECFSZ MAC
           macro
                      address, d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                                   ; Set RPO for Data Memory Page
                   FSR, RPO
             BCF
                  FSR, RP0
                                    ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                   FSR, RP1
                                    ; Set RP1 for Data Memory Page
    else
             BCF
                  FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             DECFSZ address, d
             endm
;**
          INCF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "INCF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
INCF MAC
                       address, d
            macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
             BSF FSR, RPO
                                   ; Set RPO for Data Memory Page
    else
                   FSR, RPO
                                   ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                    FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
             BCF
                    FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             INCF
                   address, d
             endm
```

```
; * *
                   INCFSZ_MAC
                               data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "INCFSZ data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
     ************************
INCFSZ_MAC
                      address, d
           macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                  FSR, RPO
                               ; Set RPO for Data Memory Page
    else
             BCF
                   FSR, RP0
                                 ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                  FSR, RP1
                                  ; Set RP1 for Data Memory Page
            BSF
    else
                  FSR, RP1
                                  ; Clear RP1 for Data Memory Page
    endif
            INCFSZ address, d
;**
         IORWF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "IORWF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
;**
macro
                      address, d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                  FSR, RP0
                                  ; Set RPO for Data Memory Page
    else
             BCF
                 FSR, RP0
                                  ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                   FSR, RP1
                                  ; Set RP1 for Data Memory Page
    else
                   FSR, RP1 ; Clear RP1 for Data Memory Page
    endif
             IORWF
                    address, d
             endm
```

```
MOVF_MAC
                              data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "MOVF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
MOVF_MAC
            macro
                      address, d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                   FSR, RP0
                                 ; Set RPO for Data Memory Page
    else
             BCF
                                   ; Clear RPO for Data Memory Page
                  FSR, RP0
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
             BSF
                   FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
             BCF
                  FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             MOVE
                  address, d
; * *
          MOVWF_MAC data_address
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "BSF data_address" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
MOVWF_MAC
            macro
                       address
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
             BSF
                  FSR, RPO
                              ; Set RPO for Data Memory Page
    else
                                    ; Clear RPO for Data Memory Page
             BCF
                  FSR, RPO
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                   FSR, RP1
                                   ; Set RP1 for Data Memory Page
    else
             BCF
                    FSR, RP1
                                   ; Clear RP1 for Data Memory Page
    endif
             MOVWF
                     address
             \verb"endm"
```

```
RLF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "RLF data_address, destination" instruction. The
; \star \star data_address must be the absolute address and NOT the relative address in
;** the data memory page.
;**
RLF MAC
            macro
                       address. d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
            BSF
                  FSR, RPO
                              ; Set RPO for Data Memory Page
    else
                 FSR, RPO
                                  ; Clear RPO for Data Memory Page
            BCF
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
            BSF
                  FSR, RP1
                            ; Set RP1 for Data Memory Page
    else
                 FSR, RP1 ; Clear RP1 for Data Memory Page
            BCF
    endif
            RLF
                   address, d
             endm
                  RRF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "RRF data_address, destination" instruction. The
\ensuremath{^{\prime **}} data_address must be the absolute address and NOT the relative address in
;** the data memory page.
RRF_MAC
                      address, d
           macro
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
            BSF
                  FSR, RP0
                            ; Set RPO for Data Memory Page
            BCF
                 FSR, RP0
                                  ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
            BSF
                  FSR, RP1
                                 ; Set RP1 for Data Memory Page
    else
                  FSR, RP1
                                  ; Clear RP1 for Data Memory Page
            BCF
    endif
                   address, d
             endm
```

```
SUBWF_MAC
                           data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
i^{**} and then executes the "SUBWF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
    ********************
SUBWF_MAC
                   address, d
          macro
   if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
           BSF FSR, RPO
                            ; Set RPO for Data Memory Page
   else
           BCF
                 FSR, RPO
                              ; Clear RPO for Data Memory Page
   endif
   if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
           BSF FSR, RP1
                               ; Set RP1 for Data Memory Page
   else
               FSR, RP1
                              ; Clear RP1 for Data Memory Page
   endif
           SUBWF address, d
           endm
SWAPF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "SWAPF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
; * *
macro
                    address, d
   if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
          BSF FSR, RP0
                              ; Set RPO for Data Memory Page
   else
                              ; Clear RPO for Data Memory Page
           BCF
               FSR, RPO
   endif
   if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
               FSR, RP1
                              ; Set RP1 for Data Memory Page
   else
                 FSR, RP1
                              ; Clear RP1 for Data Memory Page
   endif
           SWAPF address, d
           endm
```

```
XORWF_MAC data_address, destination
;** Configures the FSR<6:5> bits as required for the Data Memory addressing
;** and then executes the "XORWF data_address, destination" instruction. The
;** data_address must be the absolute address and NOT the relative address in
;** the data memory page.
XORWF_MAC
           macro
                     address, d
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
                FSR, RP0
                                ; Set RPO for Data Memory Page
   else
                                ; Clear RPO for Data Memory Page
                FSR, RP0
            BCF
   endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                FSR, RP1
                             ; Set RP1 for Data Memory Page
    else
            BCF FSR, RP1 ; Clear RP1 for Data Memory Page
    endif
            XORWF address, d
            {\tt endm}
            PAGE_MAC program_address
;** Configures the PA1 and PA0 bits as required
PAGE_MAC
             macro
                       routine
   if ( ( routine & PAGE1_OR_3 ) == PAGE1_OR_3 )
                 STATUS, PA0
                               ; Set PAO for Program Memory Page
    else
            BCF
                  STATUS, PA0
                                ; Clear PAO for Program Memory Page
    endif
   if ( ( routine & PAGE2_OR_3 ) == PAGE2_OR_3 )
                                ; Set PA1 for Program Memory Page
                  STATUS, PA1
    else
                  STATUS, PA1
            BCF
                                ; Clear PA1 for Program Memory Page
    endif
            endm
```

```
BANK_MAC
                               program_address
;** Configures the FSR<6:5> bits as required for the Data Memory addressing.
;** The data_address must be the absolute address and NOT the relative address
;** in the data memory page.
; * * *
BANK_MAC
            macro
                        address
    if ( ( address & PAGE1_OR_3 ) == PAGE1_OR_3 )
             BSF FSR, RPO
                                     ; Set RPO for Data Memory Page
    else
              BCF
                     FSR, RPO
                                     ; Clear RPO for Data Memory Page
    endif
    if ( ( address & PAGE2_OR_3 ) == PAGE2_OR_3 )
                    FSR, RP1
                                     ; Set RP1 for Data Memory Page
    else
                   FSR, RP1
                                     ; Clear RP1 for Data Memory Page
    endif
              {\tt endm}
                    SAVE_W_AND_STATUS
;** Saves the contects of the W register and the STATUS register to two
;** temporary RAM locations \mathtt{W\_TEMP} and \mathtt{STATUS\_TEMP}. These temporary RAM
;** locations should be in the NON-Banked part of Data Memory (8h to Fh).
;** This Macro generates a User Defined Warning (seen only in listing file)
;** if the Data RAM location is in Banked RAM.
SAVE_W_AND_STATUS
                     macro
              MOVWF W_TEMP
              SWAPF
                     W_TEMP, F
              SWAPF STATUS, W
              MOVWF
                     STATUS_TEMP
    if ( ( W_TEMP \& 0x0F0 ) != 0x00 )
      MESSG "Warning - User Defined: W_TEMP register is defined to be in BANKed
    endif
    if ( ( STATUS_TEMP & 0x0F0 ) != 0x00 )
      MESSG "Warning - User Defined: STATUS_TEMP register is defined to be in BANKed
            memory"
    endif
              endm
```

```
; * *
                   RESTORE_W_AND_STATUS
;** Saves the contects of the W register and the STATUS register to two
;** temporary RAM locations W_TEMP and STATUS_TEMP. These temporary RAM
;** locations should be in the NON-Banked part of Data Memory (8h to Fh).
;** This Macro generates a User Defined Warning (seen only in listing file)
;** if the Data RAM location is in Banked RAM.
RESTORE_W_AND_STATUS
                       macro
             SWAPF
                    STATUS_TEMP, W
             MOVWF
                    STATUS
             SWAPF W_TEMP, W
    if ( ( W_TEMP & 0x0F0 ) != 0x00 )
      MESSG "Warning - User Defined: W_TEMP register is defined to be in BANKed
    endif
    if ( ( STATUS_TEMP & 0x0F0 ) != 0x00 )
      MESSG "Warning - User Defined: STATUS_TEMP register is defined to be in BANKed
    endif
             endm
    list
```

NOTES:



# **AN528**

## Implementing Wake-Up on Key Stroke

#### INTRODUCTION

In certain applications, the PIC16CXX is exercised only when a key is pressed, eg. remote keyless entry. In such applications, the battery life can be extended by putting the PIC16CXX to sleep during the inactive state and when a key is pressed, the PIC16CXX wakes up, does the task, and then goes back to sleep.

#### **IMPLEMENTATION**

The circuit in Figure 1 depicts an application with two keys. The PIC16C54 is normally in SLEEP mode consuming very little operating current. If either of the two keys is pressed, the PIC16C5X 'wakes up', scans the keys and turns on one of the two LED's. When SW1 is pressed, the green LED is turned on and when SW2 is pressed the red LED is turned on. The LED's are used purely for demonstration purposes. In real life application, a transmission will be completed before putting the PIC16C5X back in sleep. This example can be extended to handle more than two keys.

In the sleep mode, the scan outputs (SCAN1 and SCAN2) are both set to a low logic level. In this state, the capacitor C is fully charged and a high logic level is present at the MCLR pin of the PIC16C5X. When a key is pressed, C discharges through either R2 or R3 (de-


pending on SW1 or SW2 being pressed) and the voltage across C falls rapidly (approx. 1 ms), causing a low at the MCLR pin of the PIC16C5X, which in turn causes the PIC16C5X to wake up and enter its reset state. In reset, the SCAN1 and SCAN2 outputs default to a high impedance mode, so the discharge path for capacitor C is blocked and it charges to a high level through resistor R1. Note that the RC values have been chosen such, that the discharge and charge cycles times are less than the reset time for the PIC16C5X (approx. 18 ms), and certainly far less than the minimum duration of a keypress (approx. 50-100 ms).

After the reset cycle is completed, the code execution momentarily takes the SCAN1 and SCAN2 outputs low in order to sample the key stroke(s). This does not cause the capacitor to discharge since the duration of the low is of the order of 10 micro seconds.

Once the keystroke function has been executed, the program loops until the key has been released, sets the SCAN1 and SCAN2 outputs low and "goes back to sleep". Resistors R4-R8 are not required for functionality, but are recommended to provide protection from electrostatic discharge (ESD). Switches SW1 and SW2, when pressed may frequently pass ESD to the PIC16C54.

FIGURE 1 - TWO KEY INTERFACE TO PIC16C5X

Author: Stan D'Souza Logic Products Division



# Implementing Wake-Up on Key Stroke

FIGURE 2 - TWO KEY SCAN/WAKE-UP TIMING DIAGRAM





FIGURE 3 - PIC16C5X INTERFACE TO 4 X 4 KEY MATRIX



# Implementing Wake-Up on Key Stroke

```
WU.ASM 7-15-1994 13:10:54
MPASM 1.00 Released
                                                                         PAGE 1
Key Stroke Wake Up
LOC OBJECT CODE
                     LINE SOURCE TEXT
                     0001
                                          TITLE
                                                       "Key Stroke Wake Up"
                                  LIST P = 16C54, f = inhx8m
                     0002
                                 ******************
                     0003 ;****
                     0004;
                                  Program demonstrating key stroke wake up for
                     0005;
                                  the PIC16CXX. Program has been implemented for
                     0006;
                                  two keys, but can be extended for more keys.
                     0007;
                                  When SW1 is pressed a green LED lights up.
                                  When SW2 is pressed a red LED lights up.
                     0008;
                     0009 ;**********
                     0010;
                     0011 ; Define equates
                     0012 ;
0002
                                  PC:
                     0013
                                           EOU
0006
                     0014
                                  PORT B
                                           EOU
                                  SCAN1
0002
                     0015
                                           EOU
0003
                     0016
                                  SCAN2
                                           EOU
0000
                     0017
                                  SW1
                                                  0
                                           EOU
0001
                                  SW2
                     0018
                                           EOU
                                                  1
0004
                                  GRN LED
                     0019
                                           EOU
0005
                     0020
                                  RED LED
                                           EOU
0014
                     0021
                                  MSEC_20
                                           EOU
                                                  D'20
0008
                     0022
                                  DB1
                                           EOU
0008
                     0023
                                  GP
                                           EOU
                                                  8
0009
                     0024
                                  DB2
                                           EOU
                     0025 ;
                     0026 ; PORT_B ASSIGNMENTS:
                     0027;
                                  0 -> SW1
                                                  INPUT
                     0028 ;
                                  1 -> SW2
                     0029 ;
                                  2 -> SCAN1
                                                 OUTPUT
                     0030;
                                  3 -> SCAN2
                                                 OUTPUT
                     0031 ;
                                  4 -> GRN_LED
                                                 OUTPUT
                                  5 -> RED_LED
                                                 OUTPUT
                     0033 ;
                                6&7 -> ASSIGNED AS DUMMY OUTPUTS
                     0036 ;
                     0038;
                     0039 START
                                          INIT_PORT_B
0000 0910
                     0040
                                  CALL
                                                           ;INITIALIZE PORT B
0001 0920
                     0041
                                                           ;DELAY 20 MSECS
0002 0915
                     0042
                                  CALL
                                          SCAN_KEYS
                                                           GET KEY VALUES
0003 0028
                     0043
                                  MOVWF
                                                           ;SAVE IN RAM
0004 0608
                     0044
                                  BTFSC
                                          GP,SW1
                                                           ;SKIP IF SW1 NOT PRESSED
0005 0929
                     0045
                                          TURN_GREEN_ON
                                                           ;ELSE DO ROUTINE
0006 0628
                     0046
                                  BTFSC
                                          GP,SW2
                                                           ;SKIP IF SW2 NOT PRESSED
0007 092B
                     0047
                                          TURN_RED_ON
                                                           ;ELSE DO ROUTINE
                     0048 CHK_FOR_KEY
0008 0920
                     0049
                                  CALL
                                          DELAY
                                                           ;DELAY FOR 20 MSEC
0009 0915
                     0050
                                  CALL
                                          SCAN_KEYS
                                                           GET KEY HIT
000A 0F00
                     0051
                                  XORLW
                                                           ;EXCL. OR WITH 0
000B 0743 0A08
                     0052
                                  BNZ
                                          CHK_FOR_KEY
                                                           ;KEY STILL PRESSED
                     0053
                                                           ;THEN LOOP
                     0054 NO_KEY_PRESSED
000D 0446
                     0055
                                  BCF
                                          PORT_B,SCAN1
                                                           ;SET SCAN LINES LOW
000E 0466
                     0056
                                  BCF
                                          PORT_B, SCAN2
                                                           ;SLEEP
000F 0003
                     0057
                                  SLEEP
                     0058;
                     0060;
                     0061 INIT_PORT_B
                                          B'00000011'
0010 0C03
                     0062
                                  MOVLW
                                                           ; config RBO, 1 as i/p's
0011 0006
                     0063
                                  TRIS
                                          PORT_B
                                                           ; and RB2-7 as o/p's
0012 OCFF
                     0064
                                  MOVIW
                                          0FFh
                                                           ; DEFAULT VALUES FOR PORT B
0013 0026
                     0065
                                  MOVWE
                                          PORT B
                                  RETLW
                                                           ; RETURN WITH NO ERROR
0014 0800
                     0066
```

# Implementing Wake-Up on Key Stroke

```
0068 ; This routine, scans two keys and returns the following:
                    0069;
                                 {\tt 0} if no key is pressed
                    0070;
                                1 if SW1 is pressd
                    0071 ;
                                 2 if SW2 is pressed
                    0072;
                                3 if SW1 and SW2 are pressed
                    0073;
                    0074 SCAN_KEYS
0015 0446
                    0075
                                BCF
                                        PORT_B,SCAN1
                                                        ; ENABLE SCAN FOR SW1
0016 0466
                    0076
                                 BCF
                                        PORT_B,SCAN2
                                                        ; EANBLE SCAN FOR SW2
0017 0C03
                    0077
                                MOVLW
                                        B'00000011'
                                                        ;LOAD MASK IN W
0018 0146
                    0078
                                ANDWF
                                        PORT_B,0
                                                        ;AND WITH PORT
0019 0546
                    0079
                                BSF
                                        PORT_B, SCAN1
                                                        ;DISABLE SCAN
001A 0566
                    0800
                                BSF
                                         PORT_B,SCAN2
                                ADDWF
                                                        GET OFFSET TO TABLE
001B 01E2
                    0081
                                        PC,1
001C 0803
                                 RETLW
                                                        ;SW1 AND SW2 PRESSED
                    0082
                                        3
001D 0802
                                        2
                                                        ;SW2 PRESSED
                    0083
                                RETLW
001E 0801
                    0084
                                                        ;SW1 PRESSED
                                 RETLW
001F 0800
                    0085
                                        0
                                                        ; NO KEY PRESSED
                                RETLW
                    0086;
                    0087 ; DELAY, IS A APPROX. WAIT FOR 20.4mSECS, FOR A SYSTEM
                    0088 ;USING A 2 Mhz CRYSTAL CLOCK.
                    0089 DELAY
0020 0014
                    0090
                                 MOVIW
                                        MSEC_20
0021 0028
                    0091
                                MOVWF
                                        DB1
                    0092 DLY1
0022 0069
                    0093
                                 CLRF
                                        DB2
0023 02E8
                    0094
                                 DECFSZ DB1
0024 0A26
                    0095
                                 GOTO
                                        DLY2
0025 0800
                    0096
                                 RETLW
                    0097 DLY2
                                                        ;INNER LOOP = 1.02 MSEC.
0026 02E9
                    0098
                                 DECFSZ DB2
0027 0A26
                    0099
                                 GOTO
                                        DLY2
0028 0A22
                    0100
                                 GOTO
                    0101 ;
                    0102 ;
                    0103 TURN_GREEN_ON
0029 0486
                                         PORT_B,GRN_LED
002A 0800
                    0105
                    0106 ;
                    0107 TURN_RED_ON
002B 04A6
                    0108
                                 BCF
                                         PORT_B,RED_LED
002C 0800
                    0109
                    0110 ;
                    0111
                                 END
                    0112
                    0113
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
All other memory blocks unused.
Errors :
```

DS00528B-page 4

Warnings :



**AN521** 

## **Interfacing to AC Power Lines**

#### INTRODUCTION

This application note describes a simple method for measuring parameters from the AC power line. Parameters such as zero crossing, frequency, and relative phase can be measured. The method is useful for measurements on 50, 60, and 400 Hz power systems with voltages up to several hundred volts. The method requires only one external component, a resistor, and is more reliable than previously published methods using capacitors or bulky, expensive transformers.


#### **APPLICATIONS**

This measurement method can be used in any application where power line parameters are used for system measurements or control. Typical applications are for switch timing (what part of the power cycle should the system be activated), power factor correction, power measurement, and power line monitor. An additional application is to generate timing or clock functions using the relatively stable power line frequency. The method is also useful for calibrating the oscillator frequency for accurate timing measurements when an inaccurate reference such as an RC oscillator is used to clock the PIC16C5X.

#### THEORY OF OPERATION


The application takes advantage of the input static protection circuitry that exists on all I/O pins of a CMOS PIC16C5X. These protection circuits are designed to short the inputs to the power supplies when a large overvoltage is applied, thus protecting the chip from static electricity spikes. On the PIC16C5X microcontrollers, this protection circuit is two large P-N diodes on each input (see Figure 1). These diodes will short any voltage higher than VDD to the VDD supply and any voltage less than Vss to the Vss supply. They can take several milliamps of current without any damage to the chip. High voltages can be applied directly to the chip inputs as long as they are current limited.

#### FIGURE 1 - PIC16C5X SERIES INPUT PROTECTION CIRCUIT ON I/O PINS



The least expensive method of current limiting is using a high value resistor. This method is shown schematically in Figure 2. The power line voltage is current limited by the resistor and then clamped by the input protection diodes internal to the PIC16C5X. A typical input waveform is shown in Figure 5. A 115V AC, 60 cycle sine wave will traverse from 0 to 2 volts in 32  $\mu s$  so a typical threshold of 2 volts on the PIC16C5X I/O port will permit zero crossing detection accuracy of about 30  $\mu s$ . If the typical capacitance on an I/O pin is 5 pF, then R should be (T = RC) 6 MEGohm or less for best zero crossing accuracy. A 5 MEGohm resistor with 115V AC applied to it will limit current to 32  $\mu A$ , a value which is well within the safety margin of the PIC16C5X.

#### FIGURE 2 - CURRENT LIMITING USING AN EXTERNAL RESISTOR




## **Interfacing to AC Power Lines**

The user needs to be aware that the circuit required to connect the RTCC input to AC power line is slightly different. Each of the I/O pins has two diodes for input protection whereas RTCC pin has only one protection diode connecting to Vss (see Figure 3). Therefore, it is necessary to connect a diode externally between RTCC pin and Vpb in order to clamp the voltage on RTCC pin to Vpb + 0.6V (approx.). See Figure 4. It is also recommended that resistor R be at least  $2 \mathrm{M}\Omega$ .

#### RELIABILITY

Reliability of production devices that are directly connected to AC power is always a concern. Two failure modes are possible. First, the series resistor of Figure 1 might fail short, destroying the microcontroller.


# FIGURE 3 - INPUT STRUCTURE AND RTCC PIN



# Figure 1 might fail short, destroying the microcontro

#### This is the most unlikely failure mode of a resistor, and resistors are more reliable than transformers or capacitors, which are the alternate components for measuring line parameters. This reliability can be enhanced even further by using two resistors in series. Both would have to fail short to cause catastrophic failure, a very unlikely event. The second possible failure mode is that excessive injection of current into the PIC16C5X input might cause the protection diode to open. This would allow the input to go to the power line peak voltage (162V) and short the input transistor gate oxide, causing device failure. The maximum continuous injection current into an I/O pin is specified ±500 µA. An I/O pin is also capable of handling larger injection current (>100 mA) for a very short period (transient) of time. Therefore higher transient currents due to line voltage surges will be easily handled.

# FIGURE 4 - CONNECTING AC POWER LINE TO RTCC PIN



#### FIGURE 5 - INPUT WAVEFORM

Place Input Waveform figure here.

Waveform at part pin (RA0) • R = 100K; Line: 60 Hz, 110 V

Author: Doug Cox Logic Products Division



# **AN592**

## Frequency Counter Using PIC16C5X

#### INTRODUCTION


The PIC16C5X has one 8-bit timer (RTCC), which can be used with an 8-bit prescaler. The prescaler runs asynchronously, hence it can count a very high frequency. The minimum rise and fall times of the input frequency are specified to be 10nS, so the fastest clock rate the RTCC can count is 50 MHz. The prescaler must be used when measuring high frequency. Since the prescaler can be configured as a divide by 256 counter, the maximum resolution which the input frequency can be measured is 16 bits. However, the prescaler cannot be directly read like a file register. This application note depicts a unique method by which the user can "extract" the 8-bit value in the prescaler, whereby the resolution of the measurement is 16 bits with the high 8 bits in the RTCC and the low 8 bits in the prescaler.

#### **IMPLEMENTATION**

A frequency counter which can read frequencies from 50 MHz to 50 Hz was implemented in this application note to demonstrate this method of measuring the 16-bit counter value from the prescaler and RTCC.

The basic hardware for the measurement circuit is depicted in Figure 1. It consists of the frequency input at RTCC or RA4 (pin 3 in a PIC16C54). RA4 is connected to RA2. The input frequency is connected to RTCC through a 470 ohm resistor.

#### FIGURE 1



The RTCC is configured to measure the input frequency at RA4 of the PIC16C54. The input frequency is "gated" for a precise duration of time. Before starting this precise "gate", the RTCC is cleared (which also clears the prescaler), and the RA2 pin is configured as an input. The precise "gate" is implemented in software as an accurate delay. At the end of the delay, the RA2 pin is configured as an output going low. This will cause the input to the RTCC to be "halted" or "stopped". A 16-bit value of the input frequency is now saved in RTCC and the 8-bit prescaler. The high 8 bits are in RTCC and can be easily read. The low 8 bits have to be "shifted out". The 8-bits in the prescaler are "shifted out" by toggling RA2 with a "BSF" and "BCF" instruction. After every toggle, the value in RTCC is checked to see if the RTCC has incremented. If the number of toggles required to cause the RTCC to increment by 1 is N, then the 8-bit value in the pre-scaler can be calculated to be = (256 - N). By concatenating the calculated value and the original value in RTCC, the 16-bit value for the frequency is determined.

To measure a wide range of frequency, the following intermediate steps were taken:

Frequency Range	Precise "gate" Delay	Resolution	
50 MHz - 10 MHz	1 ms	±10 KHz	
10 MHz - 1 MHz	5 ms	±2 KHz	
1 MHz - 100 KHz	50 ms	±200 Hz	
100 KHz - 10 KHz	200 ms	±50 Hz	
50 KHz - 50 Hz	50 ms†	±2 Hz	

† In this case, the RTCC uses the internal 4 MHz clock and counts the number of instance of the external clock. Maximum Time required is 50 ms to make a  $\pm~2$  Hz accurate measurement for 10 KHz input frequency.

The check for the correct frequency is done automatically starting with the high frequency and going down to the low frequency. The maximum time required for each conversion is approximately 310 ms. In other words, three frequency checks are done every second.

#### CONCLUSION

The PIC16C5X family can be used to make a 16-bit measurement of input frequency with a small overhead of one resistor and one I/O port.

Author: Stan D'Souza

Logic Products Division

#### APPENDIX A

MPASM 00.00.66 Beta		6-16-1994	23:59:52	PAGE 1
LOC OBJECT CODE	LINE SOURCE TE	EXT		
	0001 ;Title DI	TODIAV ACM		
			s a binary val	ue found in the display
				binary value is converted
	0004 ;to BCD a			
	0005 1	list p=16c7	71,f=inhx8m	
		include "16	cxx.h"	
	0179			
	0180 0181			
	0006			
	0007 ;			
0001	0008 TRUE e	equ 1		
0000		equ 0		
0000		equ FAI	LSE	
		if FUZZY	edEn _portb,3	
			edData _portb,	1
			edClk _portb,2	_
	0015 e	else		
0046			edEn _portb,3	
0047 0048			edData _portb,	2
0040		endif	edClk _portb,1	
0011	0020 HighFreq	equ	1 0x11	
0012	0021 LowFreq	equ	0x12	
001A		equ 1a		
001B		equ 1b		
001C 001D		equ 1c equ 1d		
001E		equ le		
001F		equ 1f		
0009	0028 time e	equ 09		
0010	_	equ 10		
	0030 ; 0031 ;			
		org 0		
	0033 start	5		
0000 3004	0034 m	novlw .4		;initialize time
0001 0089		novwf tim		; /
0002 019B		clrf acc		;
0003 0186 0004 0185				;init ports; /
0004 0185				;disallow writes to display
0006 3017		_		;RA3 as output, rest as inputs
0007 3070	0042 m	novlw B'0	1110000'	RB4-6 as inputs rest outputs
0008 3087				ps with RTCC for Tcyl/256
0009 0062 000A 0181		option		; /
UUUA U181	0046 c 0047 wait	clrf _rt	iee	start timer
000B 202D		call Dis	splay	display on leds
000C 280B		goto wai		
	0050 ;			
	0051			******
	•			a 8 bit binary word
		into a 3 di		* ** ** <u>*</u> *** **
	0054 ; T	The input i	s in accb	
		-		cd with lsd in ACCD.
				8 bit binary # has a value
				we check if the # is > 99 er each check we inc the MSD
				D which will have a value
	0060 ; b	oetween 0 a	and 99.	

```
0061;
                      0062
                      0063;
                      0064 Bin8toBcd3
000D 3002
                      0065
                                   movlw
000E 009C
                      0066
                                   movwf
                                            accc
000F 0190
                      0067
                                   clrf
                                            temp
0010 30C7
                      0068
                                   movlw
                                            .199
                                                      ;check if # is > 199
0011 021B
                      0069
                                   subwf
                                            accb,w
0012 1903
                      0070
                                   btfsc
                                            z
                                                      i= 199?
0013 2816
                      0071
                                   goto
                                            Bcd99B
0014 1803
                      0072
                                   btfsc
                                            C
0015 2821
                      0073
                                   goto
                                            Bcd199
                                                      ;yes then do >200 #
                      0074 Bcd99B
                      0075
0016 039C
                                   decf
                                            accc
                                                      ;else inc Msd of BCD
0017 3063
                      0076
                                   movlw
                                            99
                                                      ;and see > 99
                      0077
0018 021B
                                   subwf
                                            accb, w
0019 1903
                                                      ; == 99?
                      0078
                                   bt.fsc
                                            7.
001A 281D
                      0079
                                   goto
                                            Bcd99A
                                                      ;yes then skip over
001B 1803
                      0080
                                   btfsc
                                            C
                                            Bcd199
001C 2821
                      0081
                                                      ;no then do 99
                                   goto
                      0082 Bcd99A
001D 039C
                      0083
                                   decf
                                            accc
                      0084 Bcd99
001E 081B
                      0085
                                            accb.w
                                   movf
001F 009D
                      0086
                                   movwf
                                            accd
0020 2823
                      0087
                                            get10th
                                   goto
                      0088 Bcd199
0021 009D
                      0089
                                   movwf
                                            accd
                                                      ;get result in ACCD
0022 039D
                      0090
                                   decf
                                            accd
                                                      ;dec to get correct value
                      0091 get10th
0023 300A
                      0092
                                   movlw
                                            .10
0024 021D
                      0093
                                   subwf
                                            accd,w
                                                      ;reduce by 10
0025 1C03
                                                      ;see if done
                      0094
                                   btfss
                                            С
0026 282A
                      0095
                                            Bcd0ver
                                                      ;yes then end
                                   goto
0027 009D
                      0096
                                            accd
                                                      ;get new value in ACCD
                                   movwf
0028 0A90
                                                      ;inc 10s count
                                   incf
                                            temp
0029 2823
                      0098
                                            get10th
                                                      ;do next
                                   goto
                      0099 BcdOver
002A 0E10
                                   swapf
                                            temp,w
                                                      ;get in w
002B 049D
                      0101
                                   iorwf
                                                      or with 1s
002C 0008
                      0102
                                   return
                      0103 ;
                      0104 ;***********************************
                      0105 ;
                                   This routine displays 3 digits on a LT8522 display.
                      0106 ;
                                   Three wires are required to drive the display
                      0107 ;
                                   Enable -> active low when writing to display
                      0108 ;
                                   Clock \rightarrow 1 start followed by 35 more (36 total)
                      0109 ;
                                               36 clock required for load to occur.
                      0110 ;
                                               Rising edge of Clock is active.
                      0111 ;
                                   Data -> start data bit = high;
                      0112 ;
                                               1st data bit -> segment A of MSD
                      0113 ;
                                               2nd data bit -> segment B of MSD
                      0114 ;
                                               so on...
                      0115 ;
                                               8th data bit -> d.p. of MSD
                      0116 ;
                                               9th data bit \rightarrow segment A of 2nd digit
                      0117 ;
                                               10th data bit -> segment B of 2nd digit
                      0118 ;
                                               so on...
                      0119 ;
                                               16th data bit -> d.p. of 2nd digit
                      0120 ;
                                               17th data bit -> segment A of LSD
                      0121 ;
                                               18th data bit -> segment B of LSD
                      0122 ;
                                               so on ...
                      0123 ;
                                               24th data bit \rightarrow d.p. of LSD
                      0124 ;
                                               25th data bit -> appears on pin 4 of display
                                               26th data bit \rightarrow appears on pin 5 of display
                      0125 ;
                                               so on ...
                      0126;
                                               34th data bit \rightarrow appears on pin 13 of display.
                      0127 ;
                      0128 ;
                                               to dirve segment set data = high.
```

```
0130 ;
                                   The routine does a leading zero blanking.
                     0131 ;
                                   The 3 BCD nibbles should be available in accc and accd,
                                   with the MSD in the low nibble of accc.
                     0134 Display
002D 205E
                     0135
                                   call
                                           StartDisplay
002E 0E11
                                           HighFreq,w
                                   swapf
002F 390F
                     0137
                                   andlw
                                           0x0f
0030 2040
                     0138
                                           LedValue
0031 2052
                     0139
                                   call
                                           DisplayW
0032 0811
                     0140
                                   movf
                                           HighFreq,w
0033 390F
                     0141
                                   andlw
                                           0x0f
0034 2040
                     0142
                                   call
                                           LedValue
0035 2052
                     0143
                                   call
                                           DisplayW
0036 0E12
                     0144
                                   swapf
                                           LowFreq,w
0037 390F
                     0145
                                   andlw
                                           0x0f
0038 2040
                     0146
                                   call
                                           LedValue
0039 2052
                     0147
                                   call
                                           DisplayW
003A 0812
                     0148
                                   movf
                                           LowFreq,w
003B 390F
                     0149
                                   andlw
                                           0x0f
003C 2040
                     0150
                                   call
                                           LedValue
003D 2052
                     0151
                                   call
                                           DisplayW
003E 2064
                     0152
                                   call
                                           EndDisplay
003F 3400
                     0153
                                   retlw
                                           0
                     0154;
                     0155 ;
                     0156 ;
                     0157 LedValueAddress
                     0158
                                   if LedValueAddress < 0x100
                     0159 LedValue
                                           _pclath
0040 018A
                     0160
                                   clrf
0041 0782
                     0161
                                   addwf
                                            _pcl
0042 34FC
                     0162
                                   retlw
                                           0xfc
                                                    ;code for 0
0043 3460
                     0163
                                   retlw
                                           0×60
                                                    ; code for 1
                                                    ;code for 2
0044 34DA
                     0164
                                   retlw
                                           0xda
0045 34F2
                     0165
                                   retlw
                                           0xf2
                                                    ; code for 3
                                                    ;code for 4
0046 3466
                     0166
                                   retlw
                                           0×66
0047 34B6
                     0167
                                   retlw
                                           0xb6
                                                    ;code for 5
0048 34BE
                     0168
                                           0xbe
                                                    ;code for 6
                                   retlw
0049 34E0
                     0169
                                                    ;code for 7
                                   retlw
                                           0xe0
004A 34FE
                     0170
                                                    ;code for 8
                                   retlw
                                           0xfe
004B 34E6
                     0171
                                                    ;code for 9
                                   retlw
                                           0xe6
004C 34EE
                     0172
                                   retlw
                                           0xee
                                                    ; code for A
004D 343E
                     0173
                                           0x3e
                                                    ;code for b
                                   retlw
004E 349C
                                                    ;code for C
                     0174
                                           0x9c
                                   retlw
004F 347A
                     0175
                                                    ;code for d
                                   retlw
                                           0x7a
0050 349E
                                                    ;code for E
                     0176
                                   retlw
                                           0x9e
0051 348E
                     0177
                                   retlw
                                                    ;code for F
                                           0x8e
                     0178
                                   endif
                     0179 ;
                     0180 ;
                     0181 DisplayW
0052 0090
                     0182
                                   movwf
                                           temp
0053 3008
                     0183
                                   movlw
                                           .8
0054 009A
                     0184
                                   movwf
                                           acca
                     0185 DisplayLoop
0055 0D90
                     0186
                                   rlf
                                           temp
0056 1803
                                   btfsc
0057 1506
                     0188
                                   bsf
                                            _ledData
0058 1486
                                           _ledClk
0059 1086
                     0190
                                           _ledClk
                                   bcf
005A 1106
                                           _
_ledData
005B 0B9A
                     0192
                                   decfsz
                                           acca
005C 2855
                     0193
                                   goto
                                           DisplayLoop
005D 3400
                     0194
                                   retlw
                     0195 ;
                     0196 ;
```

#### 2

# **Frequency Counter Using PIC16C5X**

```
0197 StartDisplay
005E 1186
                 0198
                      bcf
                                  _ledEn
005F 1506
                 0199
                           bsf
                                  _ledData
0060 1486
                 0200
                           bsf
                                  _ledClk
0061 1086
                 0201
                           bcf
                                  _ledClk
0062 1106
                 0202
                           bcf
                                  _ledData
0063 3400
                 0203
                           retlw
                 0204 ;
                 0205 EndDisplay
                                  _ledClk
_ledClk
0064 1486
                 0206
                           bsf
0065 1086
                 0207
                           bcf
                                  _ledClk
0066 1486
                 0208
                           bsf
0067 1086
                 0209
                           bcf
                                  \_ledClk
                                  _ledClk
0068 1486
0069 1086
                 0210
                           bsf
                                  _ledClk
                 0211
                           bcf
                                  _ledEn
006A 1586
                 0212
                           bsf
006B 3400
                 0213
                           retlw
                 0214
0215 ;
                 0216
                            org
                                  0x1ff
01FF 2800
                 0217
                            goto
                                  start
                 0218
                 0219 ;
                 0220
                            end
                 0221 ;
                 0222
                 0223
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
All other memory blocks unused.
```

Warnings :

NOTES:



# **AN513**

## **Analog to Digital Conversion**

#### INTRODUCTION


This application note describes a method for implementing analog to digital conversion on the PIC16C5X series of microcontrollers. The converter requires only five external components and is software and hardware configurable for conversion resolutions from 6 bits up to 10 bits and conversion times of 250µs or longer. The method is useable for both voltage and current conversion and uses a software calibration technique that compensates for time and temperature drift as well as component errors. The PIC16C5X microcontrollers are ideal for simple analog applications because:

- \* Very low cost.
- \* Few external components required.
- \* Fully programmable. PIC16C5X microcontrollers are offered as One-Time-Programmable (OTP) EPROM
- \* Available off the shelf from distributors.
- Calibration in software for improved measurement accuracy.
- \* Power savings using PIC16C5X's Sleep mode.
- PIC16C5X's output pins have large, current source/ sink capability to drive LED's directly.

#### THEORY OF OPERATION

The application uses a capacitive charging circuit (see Figure 1) to convert the input voltage to time, which can be easily measured using a microcontroller. First, the reference voltage is applied to the input voltage to current converter (U1). The equivalent circuit is shown in Figure 2. This circuit provides a linearly variable current as a function of input voltage. The logarithmic characteristic that would occur if the input voltage was applied directly to an RC is not present. The capacitor C is charged up until the threshold on the chip input trips. This generates a software calibration value that is used to calibrate out most circuit errors, including inaccuracies in the resistor and capacitor, changes in the input threshold voltage and temperature variations. After the software calibration value is measured, the capacitor is discharged (see Figure 3) and the input voltage is connected to VIN. The time to trip the threshold is measured for the input voltage and compared to the calibration value to determine the actual input voltage.

# FIGURE 1 - VOLTMETER A TO D CONVERTER



# FIGURE 2 - VOLTMETER MEASUREMENT CYCLE





FIGURE 3 - VOLTMETER DISCHARGE CYCLE



## **Analog to Digital Conversion**

#### **CIRCUIT CONFIGURATION**

The values of R and C are selected based upon the number of bits of resolution required.

$$RC = (Vi . T)/Vt$$

Where:

Vi = Lowest voltage to be measured (at least ten lsb's)

T = Time to do the number of bits of resolution desired

Vt = Threshold voltage of the PIC16C5X input being used

Actual value for RC should be slightly smaller than calculated to ensure that the PIC16C5X does not overcount during the measurement.

For example use a 3 volt input and 8 bits resolution with a 8 MHz clock and 6 instruction cycles per count:

Vi = 100 m\

T = 256 \*1/8 MHz \* 4 clocks/cycle \* 6 cycles =  $768\mu S$ 

Vt = 3.0V (est)

For input voltages greater than 3 volts a resistor divider network should be used to keep the maximum voltage on VIN to less than 3 Volts. For best performance the reference voltage should be between 2 and 3 volts.

The circuit can also be used as a current mode A to D converter. In this case the input voltage to current converter is not needed and the reference current and input current are both routed via analog switches directly into the capacitor.

#### **CIRCUIT PERFORMANCE**

The calibration cycle removes all first order errors (off-set, gain, R and C inaccuracy, power supply voltage and temperature) except the reference voltage drift. Any change in the reference voltage, including noise, between the calibration cycle and the measurement cycle may result in measurement errors. Other error sources are analog switch leakage, resistor and capacitor nonlinearities, input threshold uncertainty and time measurement uncertainty (+/- one instruction cycle time). Measured performance shows the converter to be accurate within +/- 1% of full scale.


#### Example

Assembly code implementing the circuit of Figure 1 is listed in Appendix A: This code measures the time up to 16 bits and calculates the results using 16-bit multiply and divide subroutines. In actual applications, if measurement accuracy permits, it may be advantageous to use 8 bits. The math code can be substantially reduced and the measure time is reduced by the simpler code and shorter count.

Author: Doug Cox

Logic Products Division





#### APPENDIX A:

MPASM B0.54 PAGE 1

VOLTMETER/AD CONVERTER PROGRAM REV 3-29-90

		TITLE '	VOLTMETER/AD CON	NVERTER PROGRAM REV 3-29-90'
		LIST P	=16C54,F=inhx16,	n=0
0008	ACCA	EOU	8	
0008 000A	ACCB	EOU	0A	
000C	ACCC	EOU	0C	
000E	ACCD	EQU	0E	
0010	ACCE	EQU	10	
0012	TMEAS	EQU	12	
0014	TEMP	EQU	14	
0060	VCALMS	EQU	60	;VCAL MSB VALUE IN HEX
00A4	VCALLS	EQU	0A4	;VCAL LSB VALUE IN HEX
		ORG 1FF		
01FF 0A58		GOTO	VOLTS	;PROGRAM CODE
		ORG	0	;SUBROUTINES
0000 0209	MADD	MOVF	ACCA+1,W	
0001 01EB		ADDWF	ACCB+1	;ADD LSB
0002 0603		BTFSC		; ADD IN CARRY
0003 02AA		INCF	ACCB	
0004 0208		MOVF	ACCA,W	
0005 01EA		ADDWF		; ADD MSB
0006 0800		RETLW	0	
0007 0000		NOP		
0008 0915	MPY	CALL	SETUP	RESULTS IN B(16 MSB'S) AND C(16 LSB'S)
0009 032E	MLOOP	RRF	ACCD	;ROTATE D RIGHT
000A 032F		RRF	ACCD+1	
000B 0603		SKPNC		; NEED TO ADD?
000C 0900		CALL		
000D 032A		RRF	ACCB	
000E 032B		RRF	ACCB+1	
000F 032C		RRF	ACCC	
0010 032D 0011 02F4		RRF	ACCC+1	;LOOP UNTIL ALL BITS CHECKED
0011 02F4 0012 0A09		DECFSZ GOTO	MLOOP	LOOP UNTIL ALL BITS CHECKED
0012 0809		RETLW	0	
0014 0000		NOP		
0015 0C10	SETUP	MOVLW	10	
0016 0034		MOVWF	TEMP	
0017 020A		MOVF	ACCB,W	;MOVE B TO D
0018 002E		MOVWF	ACCD	
0019 020B		MOVF	ACCB+1,W	
001A 002F		MOVWF	ACCD+1	
001B 020C		MOVF	ACCC,W	
001C 0030		MOVWF		
001D 020D		MOVF	ACCC+1,W	
001E 0031		MOVWF	ACCE+1	
001F 006A		CLRF	ACCB	
0020 006B 0021 0800		CLRF RETLW	ACCB+1 0	
0022 0000		NOP		
0022 0000	DIV	CALL	SETUP	
0023 0915 0024 0C20	υ± ν	MOVLW	20	
0024 0020		MOVWF	TEMP	
0025 0054 0026 006C		CLRF	ACCC	
0027 006D		CLRF	ACCC+1	

0028 0403	DLOOP	CLRC		
0029 0371	22001	RLF	ACCE+1	
0023 0371 002A 0370				
			ACCE	
002B 036F		RLF	ACCD+1	
002C 036E		RLF	ACCD	
002D 036D		RLF	ACCC+1	
002E 036C		RLF	ACCC	
002F 0208			ACCA,W	
				ACTURGIZ TR A. C
0030 008C		SUBWF	ACCC,W	;CHECK IF A>C
0031 0743		SKPZ		
0032 0A35		GOTO	NOCHK	
0033 0209		MOVF	ACCA+1,W	
0034 008D		SUBWF	ACCC+1,W	; IF MSB EQUAL THEN CHECK LSB
0035 0703	NOCHK	SKPC		CARRY SET IF C>A
0036 0A3E	NOCIII		NOCO	/CARRI SEI IF C/A
		GOTO	NOGO	
0037 0209			ACCA+1,W	;C-A INTO C
0038 00AD		SUBWF	ACCC+1	
0039 0703		BTFSS	3,0	
003A 00EC		DECF	ACCC	
003B 0208		MOVF	ACCA,W	
003C 00AC		SUBWF	ACCC	
003D 0503		SETC		;SHIFT A 1 INTO B (RESULT)
003E 036B	NOGO	RLF	ACCB+1	
003F 036A		RLF	ACCB	
0040 02F4		DECFSZ	TEMP	;LOOP UNTILL ALL BITS CHECKED
0041 0A28		GOTO	DLOOP	
			0	
0042 0800		RETLW	U	
0043 OC0E	DSCHRG	MOVLW	B'00001110'	;DISCHARGE C (RAO ON)
0044 0005		TRIS	5	
0045 OCFF		MOVLW	OFF	
0046 0034		MOVWF	TEMP	
	T 00D			AND THE
0047 02F4	LOOP	DECFSZ		;WAIT
0048 0A47		GOTO	LOOP	
0048 0A47 0049 0C0F		GOTO MOVLW		;ALL RA HIGH Z
				;ALL RA HIGH Z
0049 0C0F 004A 0005		MOVLW TRIS	B'00001111' 5	;ALL RA HIGH Z
0049 0C0F		MOVLW	B'00001111'	;ALL RA HIGH Z
0049 0C0F 004A 0005 004B 0800	M TIME	MOVLW TRIS RETLW	B'00001111' 5 0	
0049 0C0F 004A 0005 004B 0800 004C 0061	M_TIME	MOVLW TRIS RETLW CLRF	B'00001111' 5 0	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069	м_тіме	MOVLW TRIS RETLW CLRF CLRF	B'00001111' 5 0 1 ACCA+1	
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068		MOVLW TRIS RETLW CLRF CLRF CLRF	B'00001111' 5 0 1 ACCA+1 ACCA	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069	M_TIME TLOOP	MOVLW TRIS RETLW CLRF CLRF CLRF	B'00001111' 5 0 1 ACCA+1	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068		MOVLW TRIS RETLW CLRF CLRF CLRF	B'00001111' 5 0 1 ACCA+1 ACCA	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54		MOVLW TRIS RETLW CLRF CLRF CLRF INCFSZ GOTO	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8		MOVLW TRIS RETLW CLRF CLRF CLRF INCFSZ GOTO INCFSZ	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54		MOVLW TRIS RETLW CLRF CLRF INCFSZ GOTO INCFSZ GOTO	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54	TLOOP	MOVLW TRIS RETLW CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701		MOVLW TRIS RETLW CLRF CLRF INCFSZ GOTO INCFSZ GOTO	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0	CLEAR RTCC REGISTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54	TLOOP	MOVLW TRIS RETLW CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701	TLOOP	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F	TLOOP	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201	TLOOP	MOVLW TRIS RETLW  CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER ;CHECK FOR RTCC TRIP
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800	TLOOP	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0 B'00000110'	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED)
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0 B'00000110'	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER ;CHECK FOR RTCC TRIP
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED)
0049 0C0F 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVLW MOVLW	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000'	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED)
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CFO 005B 0006 005C 0C28	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BOTO BOTFSS GOTO MOVF RETLW  MOVLW MOVLW TRIS MOVLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0 B'00000110' 6 B'11110000' 6	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CP0 005B 0006 005C 0C2B 005D 0002	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVUW MOVLW TRIS MOVLW OPTION	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000'	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0006 005C 0C2B 005D 0002 005E 0C00	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVUW TRIS MOVLW OPTION MOVLW	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000'	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0CO6 0059 0026 005A 0CPO 005B 0006 005C 0C2B 005D 0002	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVUW MOVLW TRIS MOVLW OPTION	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000'	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0006 005C 0C28 005D 0002 005E 0C00 005F 0025	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVLW MOVLW TRIS MOVLW OPTION MOVLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC ;SET RAO LOW (ON WHEN ACTIVATED)
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0C06 005C 0C2B 005D 0002 005E 0C00 005F 0025	TLOOP ENDCHK END_M	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF MOVLW MOVLW OPTION MOVLW MOVWF CALL	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5  DSCHRG	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0006 005C 0C28 005D 0002 005E 0C00 005F 0025	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVLW MOVLW TRIS MOVLW OPTION MOVLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC ;SET RAO LOW (ON WHEN ACTIVATED)
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0006 005C 0C2B 005D 0002 005E 0C00 005F 0025	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF MOVLW MOVLW OPTION MOVLW MOVWF CALL	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5  DSCHRG	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0CO6 0059 0026 005A 0CF0 005B 0006 005C 0C2B 005D 0002 005E 0CO0 005F 0025 0060 0943 0061 0COA	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF MOVLW TRIS MOVLW OPTION MOVLW MOVWF  CALL MOVLW MOVWF	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0 B'00000110' 6 B'11110000' 6 B'00101000' 5 DSCHRG B'00001010' 6	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03B9 0050 0A54 0051 03B8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0C06 005D 0002 005E 0C00 005E 0C00 005F 0025 0060 0943 0061 0COA 0062 0026 0063 0940	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BOTO BOTFSS GOTO MOVF RETLW  MOVLW MOVLW MOVLW TRIS MOVLW OPTION MOVLW MOVLW TRIS MOVLW	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 5 DSCHRG B'00001010' 6 M_TIME	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC  ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN ;S2 AND S4 ON
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0C06 0059 0026 005A 0CF0 005B 0C06 005C 0C28 005D 0002 005E 0C00 005F 0025 0060 0943 0061 0COA 0062 0026 0063 0944 0064 0209	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF MOVLW TRIS MOVLW OPTION MOVLW MOVWF CALL MOVLW MOVF CALL MOVF	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5  DSCHRG B'00001010' 6 M_TIME ACCA+1,W	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC  ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN ;S2 AND S4 ON ;MEASURE TIME
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0CO6 0059 0026 005A 0CP0 005B 0006 005C 0C2B 005D 0002 005E 0C00 005F 0025 0060 0943 0061 0COA 0062 0026 0063 094C 0064 0209 0065 0033	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF MOVLW MOVLW TRIS MOVLW OPTION MOVLW MOVWF CALL MOVLW MOVWF CALL MOVF MOVF MOVWF	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5  DSCHRG B'00001010' 6 M_TIME ACCA+1,W TMEAS+1	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC  ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN ;S2 AND S4 ON
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0CO6 0059 0026 005A 0CFO 005B 0CO6 005D 0002 005B 0CO0 005C 0C2E 005D 0002 005F 0CO2 005D 0002 005F 0CO2 005D 0002 005F 0CO2 005D 0002 005G 0CO0 005F 0CO2 005G 0CO0 005F 0CO2	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVUF MOVLW TRIS MOVLW OPTION MOVLW MOVWF CALL MOVLW MOVWF CALL MOVF MOVF MOVF MOVF	B'00001111' 5 0 1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0 B'00000110' 6 B'11110000' 6 B'00101000' 5 DSCHRG B'00001010' 6 M_TIME ACCA+1,W TMEAS+1 ACCA,W	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC  ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN ;S2 AND S4 ON ;MEASURE TIME ;STORE LSB
0049 0COF 004A 0005 004B 0800 004C 0061 004D 0069 004E 0068 004F 03E9 0050 0A54 0051 03E8 0052 0A54 0053 0A56 0054 0701 0055 0A4F 0056 0201 0057 0800 0058 0CO6 0059 0026 005A 0CP0 005B 0006 005C 0C2B 005D 0002 005E 0C00 005F 0025 0060 0943 0061 0COA 0062 0026 0063 094C 0064 0209 0065 0033	TLOOP  ENDCHK  END_M  VOLTS	MOVLW TRIS RETLW  CLRF CLRF CLRF INCFSZ GOTO INCFSZ GOTO BTFSS GOTO MOVF RETLW  MOVLW MOVWF MOVLW MOVLW TRIS MOVLW OPTION MOVLW MOVWF CALL MOVLW MOVWF CALL MOVF MOVF MOVWF	B'00001111' 5 0  1 ACCA+1 ACCA ACCA+1 ENDCHK ACCA ENDCHK END_M 1,0 TLOOP 1,W 0  B'00000110' 6 B'11110000' 6 B'00101000' 5  DSCHRG B'00001010' 6 M_TIME ACCA+1,W TMEAS+1	;CLEAR RTCC REGISTER ;CLEAR 16 BIT COUNTER  ;CHECK FOR RTCC TRIP  ;SET S2 AND S3 HIGH(ON WHEN ACTIVATED) ;ACTIVATE SWITCHES S1-S4 ;SELECT POSITIVE EDGE FOR RTCC  ;SET RAO LOW (ON WHEN ACTIVATED) ;CHARGE CAPACITOR TO VIN ;S2 AND S4 ON ;MEASURE TIME

0068 0C05	CAL	MOVLW	B'00000101'	;S1 AND S3 ON
0069 0026		MOVWF	6	
006A 0943		CALL	DSCHRG	; CHARGE CAPACITOR TO VREF
006B 0C09		MOVLW	B'00001001'	;S1 AND S4 ON
006C 0026		MOVWF	6	
006D 094C		CALL	M_TIME	;MEASURE TIME
006E 0CA4		MOVLW	VCALLS	
006F 002B		MOVWF	ACCB+1	
0070 0C60		MOVLW	VCALMS	
0071 002A		MOVWF	ACCB	
0072 0908		CALL	MPY	;MULTIPLY ACCA(TCAL) * ACCB(VREF)
0073 0213		MOVF	TMEAS+1,W	
0074 0029		MOVWF	ACCA+1	
0075 0212		MOVF	TMEAS,W	
0076 0028		MOVWF	ACCA	
0077 0923		CALL	DIV	;DIVIDE ACCB(TCAL * V) BY ACCA(TMEAS)
0078 0A58		GOTO VO	OLTS	
		END		
Errors : 0				
Warnings: 0				

2

NOTES:



# **AN512**

### **Implementing Ohmeter/Temperature Sensor**

#### INTRODUCTION


This application note describes a method for implementing an ohmmeter or resistance type temperature sensor using the PIC16C5X series of microcontrollers. The ohmmeter requires only two external components and is software and hardware configurable for resistance measurement with resolutions from 6 bits up to 10 bits with measurement times of 250 µs (6 bits at 8 MHz) or longer. The method uses a software calibration technique that compensates for voltage, time, and temperature drift as well as component errors. The PIC16C5X microcontrollers are ideal for simple analog applications because:

- \* Very low cost.
- \* Few external components required.
- Fully programmable. PIC16C5X Microcontrollers are offered as One Time Programmable (OTP) EPROM devices.
- \* Available off the shelf from distributors.
- \* Calibration in software for improved measurement
- \* Power savings using PIC16C5X's Sleep mode.
- \* PIC16C5X's output pins have large, current source/ sink capability to drive LED's directly.

#### THEORY OF OPERATION


The application uses a capacitive charging circuit (Figure 1) to convert the resistance to time, which can be easily measured using a microcontroller. First, a reference voltage (usually VDD) is applied to a calibration resistor, Rc. The capacitor C is charged up until the threshold on the chip input trips. This generates a software calibration value that is used to calibrate out most circuit errors, including inaccuracies in the capacitor, changes in the input threshold voltage and temperature variations. After C is discharged, the reference voltage is applied to the resistance to be measured (or thermistor). The time to trip the threshold is then measured and compared to the calibration value to determine the actual resistance (Figure 2). In the temperature sensing mode, the temperature is calculated using a lookup table.

## FIGURE 1 - OHMETER/TEMPERATURE SENSOR



e: RP is a small resistor (100-200Ω) to limit peak current through RA2 while discharging or through RA2 or RTCC in the event of an ESD or EOS related breakdown.

## FIGURE 2 - OHMETER/TEMPERATURE SENSOR



#### **CIRCUIT CONFIGURATION**

The values of Rc and C are selected based upon the number of bits of resolution required. Rc should be approximately one half the largest value resistance to be measured and:

 $R_{M} * ln \left(1 - \frac{Vt}{Vr}\right)$ 

Where:

Vr = Reference voltage

T = Time to do the number of bits of resolution desired

Vt = Threshold voltage of the PIC16C5X input being used

RM = Maximum resistance value to be measured

Actual value for C should be slightly smaller than calculated to ensure that the PIC16C5X does not overcount during the measurement.

### **Ohmeter/Temperature Sensor**

For example use RM=200K for 8-bits resolution with an 8 MHz clock, Vr = 5V, Vt = 3V, Rc =100K and 6 instruction cycles per count:

T = 256 counts \* 1/8 MHz \* 4 clocks/instruction \* 6 instructions/count = 768  $\mu s$ 

C = 4200 pF [Use 3900 pF]

#### **CIRCUIT PERFORMANCE**


The calibration cycle removes all first order errors (offset, gain, C inaccuracy, power supply voltage and temperature) except R absolute accuracy. A low drift resistor should be selected for R and its value stored in software to reduce measurement errors. Other error sources are I/O pin leakage, resistor and capacitor non-linearities, input threshold uncertainty and time measurement uncertainty (+/- one instruction cycle time). Measured performance shows the ohmmeter to be accurate within +/- 1% over one decade.

#### Example

The assembly code implementing the circuit of Figure 1 is listed in Appendix A. This code measures time up to 16 bits (65535 measure cycles) and calculates the results using 16 bit multiply and divide subroutines. In actual applications, it is more efficient to use 8 bit measurements if application accuracies permit. The math code will be substantially reduced and measurement time is reduced by the simpler code and shorter count

Author: Doug Cox Logic Products Division

#### FIGURE 3 - TRANSMISSION FLOW CHART



#### 2

# **Ohmeter/Temperature Sensor**

#### APPENDIX A:

MPASM B0.54 PAGE 1

		LIST	P=16C54,F=inhx8M	
0008 000A 000C 000E 0010 0012	ACCA ACCB ACCC ACCD ACCE TCAL TEMP	EQU EQU	8 0A 0C 0E 10 12	
002F 003C	RCALMS RCALLS		2F 3C	;RCAL MSB VALUE IN HEX ;RCAL LSB VALUE IN HEX
01FF 0A58		ORG GOTO ORG	1FF OHMS 0	
0000 0209 0001 01EB 0002 0603 0003 02AA 0004 0208 0005 01EA 0006 0800 0007 0000		MOVF ADDWF BTFSC INCF MOVF ADDWF RETLW NOP	ACCB+1 3,0 ACCB ACCA,W	; ADD LSB ; ADD IN CARRY ; ADD MSB
0008 0915 0009 032E 000A 032F 000B 0603 000C 0900 000D 032A 000E 032B 000F 032C 0010 032D 0011 02F4 0012 0A09 0013 0800		RRF SKPNC CALL	ACCB ACCB+1 ACCC ACCC+1 TEMP	;RESULTS IN B(16 MSB'S) AND C(16 LSB'S);ROTATE D RIGHT ;NEED TO ADD? ;LOOP UNTIL ALL BITS CHECKED
0014 0000 0015 0C10 0016 0034 0017 020A 0018 002E 0019 020B 001A 002F 001B 020C 001C 0030 001D 020D 001E 0031 001F 006A 0020 006B 0021 0800 0022 0000 0023 0915 0024 0C20 0025 0034 0026 006C 0027 006D 0028 0403 0029 0371 002A 0370 002B 036F		NOP MOVUW MOVWF MOVWF MOVWF MOVF MOVWF MOVWF MOVWF MOVWF CLRF CLRF CLRF CLRF CLRF CLRF CLRF CLR	10 TEMP ACCB, W ACCD ACCB+1, W ACCD+1 ACCC, W ACCE ACCC+1, W ACCE ACCC+1 ACCB ACCB+1	;MOVE B TO D

# **Ohmeter/Temperature Sensor**

002C	036E		RLF	ACCD	
002D	036D		RLF	ACCC+1	
002E	036C			ACCC	
002F	0208		MOVF	ACCA,W	
0030			SUBWF		;CHECK IF A>C
0031			SKPZ	,	
0032				NOCHK	
0032				ACCA+1,W	
	008D			•	; IF MSB EQUAL THEN CHECK LSB
0034		NOCHK			CARRY SET IF C>A
0035		NOCHK	GOTO		/CARRI SEI IF C/A
	0209		MOTE		· C A TAMES C
					;C-A INTO C
0038			SUBWF		
0039			BTFSS	•	
003A			DECF		
003B				ACCA,W	
	00AC		SUBWF	ACCC	
	0503		SETC		;SHIFT A 1 INTO B (RESULT)
	036B		RLF		
	036A			ACCB	
0040	02F4		DECFSZ	TEMP	;LOOP UNTILL ALL BITS CHECKED
	0A28		GOTO	DLOOP	
0042	0800		RETLW	0	
0043	0C0B	DSCHRG	MOVLW	B'00001011'	;ACTIVATE RA2
0044	0005		TRIS	5	
0045	0CFF		MOVLW	0FF	
0046	0034		MOVWF	TEMP	
0047	02F4	LOOP	DECFSZ	TEMP	;WAIT
0048	0A47		GOTO	LOOP	
0049	0C0F		MOVLW	B'00001111'	;ALL OUTPUTS OFF
004A	0005		TRIS	5	
004B	0800		RETLW	0	
004C	0061	M_TIME	CLRF	1	;CLEAR RTCC
004D	0069		CLRF	ACCA+1	
004E	0068		CLRF	ACCA	
004F	03E9	TLOOP	INCFSZ	ACCA+1	
0050	0A54		GOTO	ENDCHK	
0051	03E8		INCFSZ	ACCA	
0052	0A54		GOTO	ENDCHK	
0053	0A56		GOTO	END_M	
0054	0701	ENDCHK	BTFSS	1,0	; CHECK FOR RTCC TRIP
0055	0A4F		GOTO	mr con	
				TLOOP	
	0201	END M		TLOOP 1.W	
000/	0201 0800	END_M	MOVF	1,W	
005/	0201 0800	END_M		1,W	
	0800		MOVF RETLW	1,W 0	;SET RAO AND RA1 HIGH (ON WHEN ACTIVATED)
0057	0800 0C03		MOVF RETLW MOVLW	1,W 0	;SET RAO AND RA1 HIGH (ON WHEN ACTIVATED)
0058 0059	0800 0C03 0025		MOVF RETLW MOVLW MOVWF	1,W 0 B'00000011'	
0058	0800 0C03 0025 0C28		MOVF RETLW MOVLW MOVWF	1,W 0 B'00000011'	;SET RAO AND RAI HIGH (ON WHEN ACTIVATED) ;SELECT POSITIVE EDGE FOR RTCC
0058 0059 005A	0800 0C03 0025 0C28		MOVF RETLW MOVLW MOVWF MOVLW	1,W 0 B'00000011'	
0058 0059 005A 005B	0800 0C03 0025 0C28 0002	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION	1,W 0 B'00000011' 5 B'001010000'	; SELECT POSITIVE EDGE FOR RTCC
0058 0059 005A	0800 0C03 0025 0C28 0002	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION	1,W 0 B'00000011' 5 B'00101000'	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR
0058 0059 005A 005B 005C	0800 0C03 0025 0C28 0002 0943 0C0E	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW	1,W 0 B'00000011' 5 B'00101000' DSCHRG B'00001110'	; SELECT POSITIVE EDGE FOR RTCC
0058 0059 005A 005B 005C 005D 005E	0800 0C03 0025 0C28 0002 0943 0C0E 0005	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS	1,W 0 B'00000011' 5 B'00101000' DSCHRG B'00001110' 5	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR ;ACTIVATE RA0
0058 0059 005A 005B 005C 005D 005E 005F	0800 0C03 0025 0C28 0002 0943 0C0E 0005 094C	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR
0058 0059 005A 005B 005C 005D 005E 005F 0060	0800 0C03 0025 0C28 0002 0943 0C0E 0005 094C 0209	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF	1,W 0 B'00000011' 5 B'00101000' DSCHRG B'00001110' 5 M_TIME ACCA+1,W	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR ;ACTIVATE RA0 ;MEASURE TIME
0058 0059 005A 005B 005C 005D 005E 005F 0060 0061	0800 0C03 0025 0C28 0002 0943 0C0E 0005 094C 0209 0033	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVWF	1,W 0 B'00000011' 5 B'00101000' DSCHRG B'00001110' 5 M_TIME ACCA+1,W	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR ;ACTIVATE RA0
0058 0059 005A 005B 005C 005D 005E 005F 0060 0061	0800 0C03 0025 0C28 0002 0943 0C0E 0005 094C 0209 0033 0208	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVF	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB
0058 0059 005A 005B 005C 005D 005E 005F 0060 0061	0800 0C03 0025 0C28 0002 0943 0C0E 0005 094C 0209 0033 0208	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVWF	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR ;ACTIVATE RA0 ;MEASURE TIME
0058 0059 005A 005B 005C 005D 005F 006F 0060 0061 0062	0800  0C03 0025 0C28 0002  0943 0006 0005 094C 0209 0033 0208 0032	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVWF MOVWF MOVWF	1,W 0   B'00000011'   5   B'00101000'    DSCHRG   B'00001110'   5   M_TIME   ACCA+1,W   TCAL+1   ACCA,W   TCAL	;SELECT POSITIVE EDGE FOR RTCC ;DISCHARGE CAPACITOR ;ACTIVATE RA0 ;MEASURE TIME ;STORE LSB ;STORE MSB
0058 0059 005A 005B 005C 005D 005E 006F 0060 0061 0062 0063	0800 0C03 0025 0C28 0002 0943 0C0E 0005 094C 0209 0033 0208 0032	OHMS	MOVF RETLW MOVLW MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVF MOVF MOVF MOVWF	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W TCAL DSCHRG	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR
0058 0059 005A 005B 005C 005D 005E 0061 0062 0063	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C 0209 0033 0208 0032	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVF MOVWF MOVWF MOVWF	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W TCAL  DSCHRG B'00001101'	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR
0058 0059 005A 005B 005C 005D 005E 005F 0060 0061 0062 0063	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C 0209 0033 0208 0032  0943 0C0D	OHMS	MOVF RETLW  MOVLW MOVWF MOVLW OPTION  CALL MOVLW TRIS CALL MOVF MOVWF MOVWF MOVWF MOVWF MOVLW TRIS	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W TCAL  DSCHRG B'00001101' 5	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RA0 ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR ;ACTIVATE RA1
0058 0059 005A 005B 005C 005D 005E 0061 0062 0063	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C 0209 0033 0208 0032  0943 0C0D	OHMS	MOVF RETLW MOVLW MOVWF MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVF MOVWF MOVWF MOVWF	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W TCAL  DSCHRG B'00001101' 5	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR
0058 0059 005A 005B 005C 005D 005F 0060 0061 0062 0063 0064 0065 0066	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C  0209 0033 0208 0032  0943 0C0D 0005 094C	OHMS	MOVF RETLW MOVLW MOVUM MOVLW OPTION CALL MOVLW TRIS CALL MOVF MOVF MOVWF MOVWF CALL MOVUW TRIS CALL	1,W 0  B'00000011' 5 B'00101000'  DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W TCAL  DSCHRG B'00001101' 5 M_TIME	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR ;ACTIVATE RA1 ;MEASURE TIME
0058 0059 005A 005B 005C 005D 005F 0060 0061 0062 0063 0064 0065 0066 0067	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C 0209 0033 0208 0032  0943 0C0D 0005 094C	OHMS	MOVF RETLW  MOVLW MOVWF MOVLW OPTION  CALL MOVLW TRIS CALL MOVWF MOVWF MOVWF MOVWF MOVWF MOVLW TRIS CALL MOVLW TRIS CALL MOVLW	1,W 0 0 B'00000011' 5 B'00101000' DSCHRG B'00001110' 5 M_TIME ACCA+1,W TCAL+1 ACCA,W TCAL DSCHRG B'00001101' 5 M_TIME RCALLS	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RA0 ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR ;ACTIVATE RA1
0058 0059 005A 005B 005C 005D 005E 005F 0060 0061 0062 0063 0064 0065 0066 0067	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C 0209 0033 0208 0032  0943 0C0D 0005 094C	OHMS	MOVF RETLW  MOVLW MOVWF MOVLW OPTION  CALL MOVLW TRIS CALL MOVF MOVF MOVF MOVWF MOVWF MOVLW TRIS CALL MOVLW TRIS CALL MOVLW TRIS CALL MOVLW MOVWF	1,W 0   B'00000011'   5   B'00101000'    DSCHRG   B'00001110'   5   M_TIME   ACCA+1,W   TCAL+1   ACCA,W   TCAL   DSCHRG   B'00001101'   5   M_TIME   RCALLS   ACCB+1	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR ;ACTIVATE RA1 ;MEASURE TIME ;CALIBRATION LSB VALUE
0058 0059 005A 005B 005C 005D 005F 0060 0061 0062 0063 0064 0065 0066 0067	0800  0C03 0025 0C28 0002  0943 0C0E 0005 094C 0209 0033 0208 0032  0943 0C0D 0005 094C	OHMS	MOVF RETLW  MOVLW MOVWF MOVLW OPTION  CALL MOVLW TRIS CALL MOVWF MOVWF MOVWF MOVWF MOVWF MOVLW TRIS CALL MOVLW TRIS CALL MOVLW	1,W 0   B'00000011'   5   B'00101000'    DSCHRG   B'00001110'   5   M_TIME   ACCA+1,W   TCAL+1   ACCA,W   TCAL   DSCHRG   B'00001101'   5   M_TIME   RCALLS   ACCB+1	;SELECT POSITIVE EDGE FOR RTCC  ;DISCHARGE CAPACITOR ;ACTIVATE RAO ;MEASURE TIME ;STORE LSB ;STORE MSB ;DISCHARGE CAPACITOR ;ACTIVATE RA1 ;MEASURE TIME

#### 2

# **Ohmeter/Temperature Sensor**

006B 002A	MOVWF ACCB	
006C 0908 006D 0213 006E 0029 006F 0212 0070 0028	CALL MPY MOVF TCAL+1, MOVWF ACCA+1 MOVF TCAL,W MOVWF ACCA	;MULTIPLY ACCA(MEAS) * ACCB(RCAL) W
0071 0923	CALL DIV	;DIVIDE ACCB(MEAS * R) BY ACCA(TCAL)
0072 0A58	GOTO OHMS	
	END	

Errors : 0 Warnings : 0

# **Ohmeter/Temperature Sensor**

NOTES:



# **AN519**

### **Implementing a Simple Serial Mouse Controller**

#### INTRODUCTION

The mouse is becoming increasingly popular as a standard pointing data entry device. It is no doubt that the demand of the mouse is increasing. Various kinds of mice can be found in the market, including optical mouse, opto-mechanical mouse, and its close relative, trackball. The mouse interfaces to the host via an RS-232 port or a dedicated interface card. Their mechanisms are very similar. The major electrical components of a mouse are:

- Microcontroller
- · Photo-transistors
- · Infrared emitting diode
- Voltage conversion circuit

The intelligence of the mouse is provided by the microcontroller, hence the features and performance of a mouse is greatly related to the microcontroller used.

This application note describes the implementation of a serial mouse using the PIC16C54. The PIC16C54 is a high speed 8-bit CMOS microcontroller offered by Microchip Technology Inc. It is an ideal candidate for a mouse controller.

#### THEORY OF OPERATION


A mouse can be divided into several functional blocks:

- Microcontroller
- · Button detection
- · Motion detection
- · RS-232 signal generation
- 5V DC power supply unit

A typical functional block diagram is shown in Figure 1.

In Figure 2, three push buttons are connected to the input ports of the PIC16C54. When a switch opening or closure is detected, a message is formatted and sent to the host. The X and Y movements are measured by counting the pulses generated by the photo-couplers. In the case of an opto-mechanical mouse, the infrared light emitted by the infrared diode is blocked by the rotating wheel, so that the pulses are generated on the photo-transistor side. In case of an optical mouse, the infrared light emitted by the infrared diode is reflected off the reflective pad patterned with vertical and horizontal grid lines. It is then received by the photo-transistor in the mouse. When any X or Y movement is detected, a message is formatted and sent to the host.

#### FIGURE 1 - FUNCTIONAL BLOCKS OF A SERIAL MOUSE




The <u>Microsoft® Mouse System</u> and the <u>Mouse Systems®</u> device both use serial input techniques. The Mouse System protocol format contains five bytes of data. One byte describes the status of three push buttons, two bytes for the relative X movements and two bytes for the relative Y movements. The Microsoft protocol format contains three bytes of data describing the status of two push buttons and the relative X and Y movements. The details of these protocols are given in Table 1.

Three lines are connected to the host via the RS-232 port:


- · Signal Ground
- Received Data
- · Request to Send

"Received Data" carries the message sent by the mouse. While "Request to Send" provides a –10V DC for voltage conversion circuitry. A voltage of +5V DC is required for electronic components inside the mouse, however, +5V DC is not part of an RS-232 port, so voltage conversion circuitry is required. This circuit is typically composed of a 555 timer, Zener diodes, and capacitors. An example circuit is shown in Figure 3. Since the current supplied through the RS-232 port is limited to 10 mA, the mouse cannot be designed to consume more than 10 mA current unless an external power supply is provided. The PIC16C54, running at 4 MHz (1 μs instruction cycle) can provide a very high tracking speed. An 8 MHz version of PIC16C54 is also available if higher performance is desired.

#### FIGURE 2 - PIC16C54 PIN ASSIGNMENT



#### FIGURE 3 - VOLTAGE CONVERSION CIRCUITRY




#### **ABOUT THE SOFTWARE**

The major tasks performed by the software are button scanning, X and Y motion scanning, formatting and sending serial data to the host. These tasks need to be performed in parallel in order to gain better tracking speed. The pulses generated by the photo-couplers are counted while transmitting the serial signals to the RS-232 port. The number of pulses reflects the speed of the movement. The more number of pulses, the faster the movement is

The directions of the movement are determined by the last states and the present states of the outputs of the photo-transistors. In Figure 4, XCLOCK and XDATA are outputs from the photo-transistors corresponding to the

X-axis movement. XDATA is read when a rising or a falling edge of XCLOCK is detected. For right movement, XDATA is either LOW at the rising edge of XCLOCK or HIGH at the falling edge of XCLOCK. The up and down movement detections follow the same logic. In Table 1, X7:X0 are data for relative movement. If X is positive, it implies that the mouse is moving to the right. If X is negative, it implies a movement to the left. Similarly, if Y is positive, it indicates that the mouse is moving down and if Y is negative, it indicates that the mouse is moving up. The pulses generated by the photo-couplers are checked before every bit is sent. A bit takes 1/1200 second to send, if the distance between the grid lines is 1 mm, the tracking speed will be up to 1200 mm/second.





**TABLE 1 - MOUSE SYSTEM AND MICROSOFT PROTOCOLS** 

6							Format* Microsoft Format*							
	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	0	0	0	L	М	R	1	1	L	R	Y7	Y6	X7	X6
X6	X5	X4	ХЗ	X2	X1	X0	0	0	X5	X4	Х3	X2	X1	X0
Y6	Y5	Y4	Y3	Y2	Y1	Y0	0	0	Y5	Y4	Y3	Y2	Y1	Y0
X6	X5	X4	ХЗ	X2	X1	X0								
Y6	Y5	Y4	Y3	Y2	Y1	Y0								
	X6 Y6 X6 Y6	X6 X5 Y6 Y5 X6 X5 Y6 Y5	X6 X5 X4 Y6 Y5 Y4 X6 X5 X4 Y6 Y5 Y4	X6 X5 X4 X3 Y6 Y5 Y4 Y3 X6 X5 X4 X3 Y6 Y5 Y4 Y3	X6 X5 X4 X3 X2 Y6 Y5 Y4 Y3 Y2 X6 X5 X4 X3 X2 Y6 Y5 Y4 Y3 Y2	X6 X5 X4 X3 X2 X1 Y6 Y5 Y4 Y3 Y2 Y1 X6 X5 X4 X3 X2 X1 Y6 Y5 Y4 Y3 Y2 Y1	X6 X5 X4 X3 X2 X1 X0 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X6 X5 X4 X3 X2 X1 X0 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Status 1 = Pressed X7-XI	X6       X5       X4       X3       X2       X1       X0       0         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0         X6       X5       X4       X3       X2       X1       X0         Y6       Y5       Y4       Y3       Y2       Y1       Y0	X6       X5       X4       X3       X2       X1       X0       0       0         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0       0         X6       X5       X4       X3       X2       X1       X0         Y6       Y5       Y4       Y3       Y2       Y1       Y0	X6       X5       X4       X3       X2       X1       X0       0       0       X5         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0       0       Y5         X6       X5       X4       X3       X2       X1       X0       X0       Y5         Y6       Y5       Y4       Y3       Y2       Y1       Y0       Y0	X6       X5       X4       X3       X2       X1       X0       0       0       X5       X4         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0       0       Y5       Y4         X6       X5       X4       X3       X2       X1       X0       X0       Y5       Y4       Y3       Y2       Y1       Y0       Y0       Y5       Y4       Y3       Y2       Y1       Y0       Y3       Y2       Y4       Y3       Y4       Y3       Y2       Y4       Y3       Y2       Y4       Y3       Y4       Y4       Y4       Y4       Y4       Y	X6       X5       X4       X3       X2       X1       X0       0       0       X5       X4       X3         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0       0       Y5       Y4       Y3         X6       X5       X4       X3       X2       X1       X0         Y6       Y5       Y4       Y3       Y2       Y1       Y0	X6       X5       X4       X3       X2       X1       X0       0       0       X5       X4       X3       X2         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0       0       Y5       Y4       Y3       Y2         X6       X5       X4       X3       X2       X1       X0       Y6       Y5       Y4       Y3       Y2       Y1       Y0	X6       X5       X4       X3       X2       X1       X0       0       0       X5       X4       X3       X2       X1         Y6       Y5       Y4       Y3       Y2       Y1       Y0       0       0       Y5       Y4       Y3       Y2       Y1         X6       X5       X4       X3       X2       X1       X0       Y5       Y4       Y3       Y2       Y1       Y0

The buttons are scanned after a message is sent and the time used to send the message is used as the debouncing time. The message is in an RS-232 format with 1200 baud, eight data bits, no parity, and two stop bits.

The flow charts of the main program, subroutine BYTE and subroutine BIT are shown in Figures 5, 6, and 7. Figure 5 shows the Trigger Flag is set when any change of button status or X/Y movement is detected. Subroutine BYTE is called in the main program five times to send five bytes of information. Subroutine BYTE controls the status of the "Received Data" (RD) pin. If Trigger Flag is clear, RD will always be HIGH. Hence, no message will be sent even when subroutine BYTE is called. Figure 7 shows that subroutine BIT counts the number of pulses from outputs of the photo-transistors, determines the directions, and generates 1/1200 second delay to get 1200 baud timing.


The mouse has been tested in Mouse System Mode and is functioning properly. A completed listing of the source program is given in Appendix A.

#### SUMMARY


The PIC16C54 from Microchip Technology Inc. provides a very cost-effective, high performance mouse implementation. Its low power (typically < 2 mA at 1  $\mu s$  instruction cycle), small package (18-pin) and high reliability (on-chip watchdog timer to prevent software hangups) are among several reasons why the PIC16C54 is uniquely suitable for mouse applications.

This application note provides the user with a simple, fully functional serial mouse implementation. The user may use this as a starting point for a more comprehensive design. For fully implemented and compliant mouse products see Microchip's ASSP device family (MTA41XXX).


FIGURE 5 - FLOW CHART OF THE MAIN PROGRAM



### FIGURE 6 - FLOW CHART OF ROUTINE BYTE



#### FIGURE 7 - FLOW CHART OF ROUTINE BIT



#### 2

### Implementing a Simple Serial Mouse Controller

#### **APPENDIX A:**

```
MPASM B0.54
                                                                  PAGE 1
MOUSE
                   TITLE " MOUSE "
                   LIST P=16C54,R=0
                   ;*
                       MOUSE CONTROLLER
                       VERSION : 25 APRIL, 1990
                       MODE = PIC16C54XT CLK=4.0MHZ
                          FILES ASSIGNMENT
                                              ;STATUS REGISTER
0003
                   STATUS
                               EQU 3
0005
                   RA
                               EQU 5
                                              ;I/O PORT A
0006
                   RB
                               EQU 6
                                              ;I/O PORT B
8000
                   TIMER1
                               EQU 10
                                              COUNTER FOR DELAY
                   CSTAT
                               EQU 14
                                              ; CO-ORDINATE STATUS
000C
                               EQU 15
                   BSTAT
                                              ; BUTTON STATUS
                   DATA0
                               EQU 16
000E
                               EQU 17
                   DATA1
0010
                   DATA2
                               EQU 20
                                              ;5 BYTE RS232 DATA
                               EQU 21
0012
                   DATA4
                               EQU 22
                               EQU 23
                                              ;GENERAL PURPOSE FLAG
0014
                   XCOUNT
                               EQU 24
                                              ;X-MOVEMENT COUNTER
0015
                   YCOUNT
                               EQU 25
                                              ; Y-MOVEMENT COUNTER
0016
                   FLAGB
                               EQU 26
                                              ;GENERAL PURPOSE FLAG
0018
                   COUNT
                               EQU 30
                                              ;GENERAL PURPOSE COUNTER
0019
                   DATA_AREA
                              EQU 31
                                              FOR TEMP. STORAGE
                          BIT ASSIGNMENT
0000
                   YC
                               EQU 0
                                              ;Y-CLOCK PIN
0001
                   YD
                               EQU 1
                                              ;Y-DATA PIN
0001
                   UP
                               EQU 1
                                              ; MOVING UP FLAG
0002
                   XC
                               EQU 2
                                              ;X-CLOCK PIN
0003
                   XD
                               EQU 3
                                              ;X-DATA PIN
0003
                   RI
                               EQU 3
                                              ; MOVING RIGHT FLAG
0000
                   BU1
                               EQU 0
                                              ;BUTTON #1 PIN
0002
                   BU2
                               EQU 2
                                              ;BUTTON #2 PIN
0000
                   CA
                               EQU 0
                                              ; CARRY FLAG
0007
                   RD
                               EQU 7
                                              ;RECEIVED DATA PIN TO RS232
0002
                   ZERO_AREA
                              EQU 2
                                              ;ZERO FLAG
0002
                   TR
                               EQU 2
                                              ;TIGGER FLAG
                   ;-----
                         SUBROUTINES
                   ;-----
                   ; DELAY A BIT TIME AND CHECK XC & YC STATUS
```

	DTT			
0000 0745	BIT	BTFSS	RA,XC	;XC = 1 ?
0001 0A0A		GOTO	BIT0	
0002 064C		BTFSC	CSTAT,XC	; (XC=1)
0003 0A11		GOTO	BITY	;(XC ALWAYS = 1)
0004 02B4		INCF	XCOUNT	; (XC -  )
0005 0476		BCF	FLAGB,RI	;DEFAULT LEFT
0006 0765		BTFSS	RA,XD	;LEFT / RIGHT ?
0007 0A11		GOTO	BITY	
0008 0576		BSF	FLAGB,RI	
0009 0A11		GOTO	BITY	
	BIT0			
000A 074C		BTFSS	CSTAT,XC	; (XC=0)
000B 0A11		GOTO	BITY	;(XC ALWAYS = 0)
000C 02B4		INCF	XCOUNT	; (XC -)
000D 0476 000E 0665			FLAGB, RI	;DEFAULT LEFT
000F 0A11		BTFSC	RA,XD BITY	;LEFT / RIGHT ?
0010 0576		BSF	FLAGB, RI	
0010 0370	BITY	DDF	r DAGD, KI	
0011 0705	DIII	BTFSS	RA,YC	;YC = 1 ?
0012 0A1B		GOTO	BITY0	, 10 1 .
0013 060C		BTFSC	CSTAT, YC	; (YC=1)
0014 0A22		GOTO	BITDY	; (YC ALWAYS = 1)
0015 02B5		INCF	YCOUNT	; (YC - )
0016 0436		BCF	FLAGB, UP	;DEFAULT DOWN
0017 0725		BTFSS	RA,YD	;DOWN / UP ?
0018 0A22		GOTO	BITDY	
0019 0536		BSF	FLAGB,UP	
001A 0A22		GOTO	BITDY	
	BITY	)		
001B 070C		BTFSS	CSTAT,YC	; (YC=0)
001C 0A22		GOTO	BITDY	; (YC ALWAYS = 0)
001D 02B5		INCF Y	COUNT	; (YC -)
001E 0436		BCF	FLAGB, UP	; DEFAULT DOWN
001F 0625 0020 0A22		BTFSC	RA, YD	;DOWN / UP ?
0020 0A22 0021 0536		GOTO BSF	BITDY FLAGB,UP	
0021 0550	BITDY		r DAGD, Or	
0022 0205	21121	MOVF	RA,W	; SAVE COOR. STATUS
0023 002C		MOVWF	CSTAT	
0024 0CC1		MOVLW	193D	;0.833 MS DELAY
0025 0028		MOVWF	TIMER1	
	BITDO	)		
0026 0000		NOP		
0027 02E8		DECFSZ	TIMER1	
0028 0A26		GOTO	BITD0	
0029 0800		RETLW	0	
	;			
	;====	:======	=========	
	.***	******	******	******
	; *		TINE TO SEND A BY	
	; *		32C FORMAT 8,N,1	*
	;****			*****
	;			
	BYTE			
002A 0078		CLRF	COUNT	RESET 8 BIT COUNT
002B 0753		BTFSS	FLAGA,TR	;ANY TRIGGER
002C 0A2E		GOTO	BYTE0	
002D 04E6		BCF	RB,RD	;LOW RD FOR START BIT
	BYTE			
002E 0900			BIT	
	BYTE1			
002F 0753				;ANY TRIGGER ?
0030 0A37		GOTO	BYTE3	
0031 0339		RRF		;SHIFT DATA TO CARRY
0032 0703				;0 / 1 ?
0033 0A36		GOTO	BYTE2	

0034	05E6		BSF	RB,RD	;SEND A 1
	0A37			BYTE3	
		BYTE	2		
0036	04E6		BCF	RB,RD	;SEND A 0
		BYTE			
0037	0900		CALL	BIT	
0038	02B8		INCF		
0039	0778		BTFSS	COUNT, 3	; COUNT = 8 ?
003A	0A2F		GOTO	BYTE1	
003B	0753		BTFSS	FLAGA,TR	; ANY TRIGGER ?
003C	0A42		GOTO	BYTE4	
003D	04E6				;SEND SENT BIT
003E	0900		CALL	BTT	
003F	05E6		BSF	RB,RD	
0040	0900		CALL	BIT	
0041	0A44		GOTO	BYTE5	
		BYTE	4		
0042	0900		CALL	BIT	
0043	0900		CALL	BIT	
		BYTE!	5		
0044	0800		RETLW	0	
		;			
		;====			=========
		;	RESE	T ENTRY	
		;====			=========
		;			
		INIT			
0045	0CC1		MOVLW	B'11000001'	;DISABLE WATCH DOG
0046	0002		OPTION		
0047	0C0F		MOVLW	B'00001111'	;INIT RB0~3 BE INPUTS
0048	0006		TRIS RE		;RB4~7 BE OUTPUTS
0049	0CFF		MOVLW	B'11111111'	;INIT RA0~3 BE INPUTS
004A			TRIS		
004B			BSF		;HIGH RD PIN
004C	0246		COMF		GET INIT BUTTON INPUTS
	0E05			B'00000101'	
004E				B'10000000'	
	002D		MOVWF		
	002E		MOVWF		
	0205		MOVF		
	002C		MOVWF		
	0073		CLRF	FLAGA XCOUNT	;CLEAR TR FLAG
	0074				RESET XCOUNT & YCOUNT
0055	0075			YCOUNT	
		SCAN			
	006F			DATA1	;UPDATE X,Y MOVEMENT DATA
	0070		CLRF		
	0071		CLRF		
0059			CLRF	DATA4	
005A					XCOUNT = 0 ?
	0743			STATUS, ZERO_AREA	
005C	UBAU	00333	GOTO	WKITX	
	0045	SCAN			
005D				·	;YCOUNT = 0 ?
005E				STATUS, ZERO_AREA	
005F	0A92			WRITY	
	0046	SCANI			
0060				RB,W	BUTTON STATUS CHANGE ?
0061				B'00000101'	
0062				B'10000000'	
	00AD		SUBWF		
0064			BTFSC		; IF CHANGE THEN TRIGGER
	0A6B		GOTO	SCANC	(NO CHANGE)
0066			BSF	FLAGA,TR	; (CHANGE) SET TRIGGER FLAG
0067			COMF	RB,W	FORMAT BUTTON STATUS DATA
0068				B'00000101'	
0069	טסט		TOKTM	B'10000000'	

006A 002E	MOVWF DATA0	
	SCANC	
006B 0246	COMF RB,W	
006C 0E05	ANDLW B'00000101'	
006D 0D80	IORLW B'10000000'	
006E 002D	MOVWF BSTAT	
006F 020E	MOVF DATA0,W	;SEND DATA0,1,2,3,4 TO HOST
0070 0039	MOVWF DATA_AREA	
0071 092A	CALL BYTE	
0072 020F	MOVF DATA1,W	
0073 0039	MOVWF DATA_AREA	
0074 092A	CALL BYTE	
0075 0210	MOVF DATA2,W	
0076 0039	MOVWF DATA_AREA	
0070 0035 0077 092A	CALL BYTE	
	MOVF DATA3,W	
0078 0211	•	
0079 0039	MOVWF DATA_AREA	
007A 092A	CALL BYTE	
007B 0212	MOVF DATA4,W	
007C 0039	MOVWF DATA_AREA	
007D 092A	CALL BYTE	
007E 0453	BCF FLAGA,TR	CLEAR TRIGGER FLAG
007F 0A56	GOTO SCAN	
	;	
	WRITX	
0000 0553		AGEM MOTOGED BLAG
0080 0553	BSF FLAGA,TR	;SET TRIGGER FLAG
0081 0C40	MOVLW 40H	; IF XCOUNT > 64 THEN XCOUNT <-64
0082 0094	SUBWF XCOUNT,W	
0083 0603	BTFSC STATUS, CA	
0084 0A8D	GOTO WRITR	
	WRITS	
0085 0776	BTFSS FLAGB,RI	;LEFT / RIGHT ?
0086 0A90	GOTO WRITL	
0087 0274	COMF XCOUNT	;(RIGHT) NEG XCOUNT
		, (highi) had heddhi
NN 8 8 N 2 Q 4	TNCE YCOTNEW	
0088 0294	INCF XCOUNT,W	
	WRITA	
0089 002F	WRITA MOVWF DATA1	
0089 002F 008A 0031	WRITA MOVWF DATA1 MOVWF DATA3	
0089 002F 008A 0031 008B 0074	WRITA MOVWF DATA1	RESET XCOUNT
0089 002F 008A 0031	WRITA MOVWF DATA1 MOVWF DATA3	;RESET XCOUNT
0089 002F 008A 0031 008B 0074	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT	;RESET XCOUNT
0089 002F 008A 0031 008B 0074	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA	;RESET XCOUNT
0089 002F 008A 0031 008B 0074	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA ;	;RESET XCOUNT ;XCOUNT <- 64
0089 002F 008A 0031 008B 0074 008C 0A5D	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H	
0089 002F 008A 0031 008B 0074 008C 0A5D	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT	
0089 002F 008A 0031 008B 0074 008C 0A5D	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS	
0089 002F 008A 0031 008B 0074 008C 0A5D	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;	
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL	;XCOUNT <- 64
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W	
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA	;XCOUNT <- 64
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;	;XCOUNT <- 64
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA	;XCOUNT <- 64
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;	;XCOUNT <- 64
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY	;XCOUNT <- 64 ;(LEFT)
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85 0090 0214 0091 0A89 0092 0553 0093 0C40 0094 0095	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85 0090 0214 0091 0A89 0092 0553 0093 0C40 0094 0095 0095 0603	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;  WRITY  BSF FLAGA,TR  MOVLW 40H  SUBWF YCOUNT,W  BTFSC STATUS,CA	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85 0090 0214 0091 0A89 0092 0553 0093 0C40 0094 0095	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITV	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITY	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F 0097 0736	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;  WRITY  BSF FLAGA,TR  MOVLW 40H  SUBWF YCOUNT,W  BTFSC STATUS,CA  GOTO WRITV  WRITW  BTFSS FLAGB,UP	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85 0090 0214 0091 0A89 0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F 0097 0736 0098 0AA2	MRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;  WRITY  BSF FLAGA,TR  MOVLW 40H  SUBWF YCOUNT,W  BTFSC STATUS,CA  GOTO WRITV  WRITW  BTFSS FLAGB,UP  GOTO WRITD	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ?
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;  WRITY  BSF FLAGA,TR  MOVLW 40H  SUBWF YCOUNT,W  BTFSC STATUS,CA  GOTO WRITV  WRITW  BTFSS FLAGB,UP  GOTO WRITD  COMF YCOUNT	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64
0089 002F 008A 0031 008B 0074 008C 0A5D 008D 0C40 008E 0034 008F 0A85 0090 0214 0091 0A89 0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F 0097 0736 0098 0AA2	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT, W  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITV  WRITW  BTFSS FLAGB, UP  GOTO WRITD  COMF YCOUNT, W	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ?
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275 009A 0295	MRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITV  WRITW  BTFSS FLAGB, UP  GOTO WRITD  COMF YCOUNT, W  WRITB	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ?
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275	WRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT, W  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITV  WRITW  BTFSS FLAGB, UP  GOTO WRITD  COMF YCOUNT, W	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ?
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275 009A 0295	MRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITV  WRITW  BTFSS FLAGB, UP  GOTO WRITD  COMF YCOUNT  INCF YCOUNT, W  WRITB	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ?
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275 009A 0295  009B 0030	MRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;  WRITY  BSF FLAGA,TR  MOVLW 40H  SUBWF YCOUNT,W  BTFSC STATUS,CA  GOTO WRITV  WRITW  BTFSS FLAGB,UP  GOTO WRITD  COMF YCOUNT  INCF YCOUNT,W  WRITB  MOVWF DATA2	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ?
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275 009A 0295  009B 0030 009C 0032	MRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT,W  GOTO WRITA  ;  WRITY  BSF FLAGA,TR  MOVLW 40H  SUBWF YCOUNT,W  BTFSC STATUS,CA  GOTO WRITV  WRITW  BTFSS FLAGB,UP  GOTO WRITD  COMF YCOUNT  INCF YCOUNT,W  WRITB  MOVWF DATA2  MOVWF DATA4	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ? ;(UP) NEG YCOUNT
0089 002F 008A 0031 008B 0074 008C 0A5D  008D 0C40 008E 0034 008F 0A85  0090 0214 0091 0A89  0092 0553 0093 0C40 0094 0095 0095 0603 0096 0A9F  0097 0736 0098 0AA2 0099 0275 009A 0295  009B 0030 009C 0032 009D 0075	MRITA  MOVWF DATA1  MOVWF DATA3  CLRF XCOUNT  GOTO SCANA  ;  WRITR  MOVLW 40H  MOVWF XCOUNT  GOTO WRITS  ;  WRITL  MOVF XCOUNT, W  GOTO WRITA  ;  WRITY  BSF FLAGA, TR  MOVLW 40H  SUBWF YCOUNT, W  BTFSC STATUS, CA  GOTO WRITV  WRITW  BTFSS FLAGB, UP  GOTO WRITY  WRITW  BTFSS FLAGB, UP  GOTO WRITY  WRITW  MOVE MAITD  COMF YCOUNT  INCF YCOUNT, W  WRITB  MOVWF DATA2  MOVWF DATA4  CLRF YCOUNT	;XCOUNT <- 64 ;(LEFT) ;SET TRIGGER FLAG ;IF YCOUNT > 64 THEN YCOUNT <-64 ;DOWN / UP ? ;(UP) NEG YCOUNT

#### 2

```
WRITV
009F 0C40
                MOVLW 40H
                                 ;YCOUNT <- 64
00A0 0035
                MOVWF YCOUNT
                GOTO WRITW
00A1 0A97
             WRITD
00A2 0215
                MOVF YCOUNT, W
                                 ; (DOWN)
00A3 0A9B
                GOTO WRITB
             RESET ENTRY
             01FF 0A45
                GOTO INIT ;JUMP TO PROGRAM STARTING
             END
             ;
;****************
Errors :
Warnings :
```

NOTES:



# **AN531**

### **Intelligent Remote Positioner (Motor Control)**

#### Author: Steven Frank - Vesta Technology Inc.

#### INTRODUCTION

The excellent cost/performance ratio of the PIC16C5X are well suited for a low-cost proportional D.C. actuator controller. This application note depicts a design of a remote intelligent positioning system using a D.C. motor (up to 1/3 hp) run from 12 to 24 V. The position accuracy is one in eight bits or 0.4%. The PIC16C5X receives its command and control information via a MICROWIRE™ serial bus. However, any serial communication method is applicable.

#### **IMPLEMENTATION**

The PIC16C5X based controller receives commands from a host, compares them to the actual position, calculates the desired motor drive level and then pulses a full H-bridge (Figure 2). In this way it serves as a remote intelligent positioner, driving the load until it has reached the commanded position. It can be used to control any proportional D.C. actuator i.e. D.C. motor or proportional valve.


This system is ideally suited to remotely position valves and machinery. It can be used with D.C. motors to easily automate manual equipment. Because of the 5-wire serial interface, the positioner can be installed near its power supply and load. The remote intelligent positioner can then be linked to the central control processor by a small diameter easily routed cable. Since the positioner is running its own closed-loop PID algorithm (Figure 3), the host central processor need only send position commands and is therefore free to service the user interface, main application software and command many remote positioners.

The limit switch inputs provide a safety net this keeps the system from destroying itself in the event that the feedback device is lost. The optional current sense input can be used to determine if the load has jammed and prevent overheating of the actuator and drive electronics.

The commanded positions are presented to the PIC16C5X via a microwire type protocol at bit-rates of up to 50kb/s for the 4 MHz part. As currently implemented in this application note, the position request is the only communication. There are several variable locations available and they could be utilized to allow downloading of the loop gain parameters, reading positioner information, or for setting a current limit. The host that is sending the position request must set the chip select low, and wait for the PIC16C5X to raise the "busy" (DO) line high. At this point, eight data bits can be clocked into the PIC16C5X. The requested position is sent most significant bit first and can be any 8-bit value. Values 1 through 255 represent valid positions with 0 being reserved for drive disable.

The PIC16C5X acquires data by way of a microwire A/D converter. This part was chosen for low cost yet it provides adequate performance. The second channel of the A/D is shown hooked up to a peak current detector. If the user desired, the PIC16C5X could monitor and protect the motor from overcurrent by monitoring this information.

#### FIGURE 1 - BLOCK DIAGRAM



MICROWIRE™ is a trademark of National Semiconductor Corporation.

The H-bridge power amplifier will deliver 10 or more amps at up to 24 volts when properly heat-sinked. It is wired for a modified 4-quadrant mode of operation. One leg of the bridge is used to control direction and the other leg pulses the low FET and the high FET alternately to generate the desired duty-cycle. In this way the system will operate well to produce a desired "speed" without the use of a separate speed control loop. This allows use of the PIC16C5X to control the PID algorithm for position directly while having reasonable speed control. The capacitance at the gates of the FETs combined with the impedance of the drive circuits provides for turn-off of the upper FET before the lower FET turns on... an important criteria

The PID algorithm itself is where most of the meat of this application note is located so let's look at it more closely. The Algorithm is formed by summing the contribution of three basic components. The first calculation is the error for that is what the other terms are based on.

The error is the requested position minus the actual position. It is a signed number whose magnitude can be 255. In order not to lose resolution, the error is stored as an 8-bit magnitude with the sign stored separately in the FLAGS register under ER\_SGN. This allows us to resolve a full signed 8-bit error with 8-bit math.

The proportional term is merely the algebraic difference of the requested position minus the actual position. It is scaled by a gain term (Kp) called the "proportional gain". The sign of this term is important for it tells the system which direction it must drive to correct the error. The proportional term is limited to  $\pm$  100. Increasing the proportional gain term will improve the dynamic and static accuracy of the system. Increasing it too much will cause oscillations.

The next term that gets calculated is the Integral term. This term is traditionally formed by integrating the error over time. In this application it is done by integrating the Ki term over time. When the error is zero, no integration is performed. This is a more practical way to handle a potentially large number in 8-bit math. By increasing the Ki term the D.C. or static gain of the system is improved. Increasing the integral gain too much can lead to low frequency oscillations.

The differential term (Kd) is a stabilizing term that helps keep the integral and proportional terms from overdriving the system through the desired position and thus creating oscillations. As you use more proportional and integral gain you will need more differential gain as well. The differential gain is calculated by looking at the rate of change of the positional error with respect to time. It is actually formed as "delta error/delta time" with the delta time being a program cycle.

The three terms are summed algebraically and scaled to produce a percentage speed request between 0 and 100%. The sign of the sum is used to control the H-bridge direction. The loop calculations run approximately 20 times per second on a 4 MHz part. This yields sufficient gain-bandwidth for most positioning applications. If higher system performance is desired, the number of pulses can be reduced to 20 and a 16 MHz PIC16C5X can be used. Your Loop gains (Kp, Ki, Kd) will have to be recalculated, but the system sample rate will be increased to 400 Hz. This should be sufficient to control a system that has a response time of 20 milliseconds or more.

The key to using the PIC16C5X series parts for PID control and PWM generation is to separate the two into separate tasks. There is simply not the hardware support or the processing speed to accurately do both concurrently. It is fortunate therefore that it is not necessary to do both concurrently. The systems that are generally controlled can be stabilized with a much lower information update rate than the PWM frequency. This supports the approach of calculating the desired percentage, outputting the PWM for a period of time and then recalculating the new desired percentage. Utilizing this technique the inexpensive PIC16C5X can implement PID control, PWM generation and still have processing time left over for monitor or communication functions.

#### About the Author:

Steven Frank has been designing analog and digital control systems for ten years. His background is in medical and consumer electronics. He has received numerous patents in control systems and instrumentation. At Vesta Technology Inc., Mr. Frank works with a number of engineers on custom embedded control systems designs. Vesta Technology Inc. is a provider of embedded control systems from an array of standard products and designs. Vesta offers custom design services and handles projects from concept to manufacturing.

FIGURE 2 - PROGRAM FLOW CHART






FIGURE 3 - P.I.D. ALGORITHM FLOW CHART



#### FIGURE 4 - SCHEMATIC



#### 9

## **Intelligent Remote Positioner**

MPASM B0.54 PAGE 1

```
mw8pos.asm
                             LIST P=16C56
                                  Original release 1/10/92 srf
                     ; REGISTER EQUATES
                              EOU
0000
0000
                     PNTR
                                      00H
                                                      ; CONTENTS OF POINTER
                              EOU
0019
                     FLAGS
                              EOU
                                      19H
                                                       ; USE THIS VARIABLE LOCATION AS FLAGS
                                                       ; 0 BIT IS SIGN OF ERROR 1 IS NEGATIVE
                                                       ; 1 BIT IS SIGN OF ERROR ACCUMULATOR
; 2 BIT IS SIGN OF THE DE/DE TERM
                                                       ; 3 BIT IS DIRECTION 0 IS CW
                                                       ; 4 BIT IS SIGN OF THE OLD ERROR
0003
                      STATUS
                                      0.3H
                              EOU
                                                       ; STATUS WORD REGISTER
0003
                     SWR
                              EOU
                                      03H
                                                       ; 0 = CARRY
                                                       i = DC
                                                       ; 2 = Z, SET IF RESULT IS ZERO
0004
                     FSR
                              EQU
                                      04H
                                                       ; FILE SELECT REGISTER
0005
                     PORTA
                              EOU
                                      05H
                                                       ; I/O REG (A0-A3), (A4-A7 DEF=0)
0006
                     PORTB
                              EOU
                                      06H
                                                       ; I/O REGISTER(B0-B7)
                     ΗI
                              EQU
                                                       ; NUMBER OF HIGH MICROSECONDS
                                                      ; NUMBER OF LOW MICROSECONDS
8000
                     LO
                              EQU
                                      08H
0009
                     PCNT
                                      09H
                                                      ; PERCENT DUTYCYCLE REQUEST
                              EOU
A000
                     HI_T
                                                      ; COUNTER FOR USECONDS LEFT/PULSE HI
                              EQU
                                      0AH
                      LO_T
                                                       ; COUNTER FOR USECONDS LEFT/PULSE LO
                                                      ; HOLDER FOR THE POSITIONAL ERROR
                      ERROR
                                                       ; THIS IS AN 8 BIT MAGNITUDE WITH THE SIGN
                                                       ; KEPT IN THE FLAG REGISTER (9BIT SIGNED)
000D
                      SUMLO
                                                       ; PROGRESSIVE SUM OF THE PID TERMS
                      ACCUM
                                                       ; ERROR ACCUMULATOR
                                                       ; ERROR HISTORY USED FOR de/dt
                      ERR_O
                                      0FH
                                                       ; THIS IS AN 8 BIT MAGNITUDE WITH THE SIGN
                                                       ; KEPT IN THE FLAG REGISTER (9BIT SIGNED)
0010
                      POSR
                              EQU
                                      10H
                                                       ; POSITIONAL REQUEST
                      POSA
                                                       ; ACTUAL POSITION
0012
                      CYCLES
                                                       ; COUNTER FOR CYCLES OUT
0013
                     mulcnd
                                      13H
                                                       ; 8 bit multiplicand
0013
                     ACCaLO
                              EQU
                                      13H
                                                       ; same location used for the add routine
0014
                      mulplr
                                      14H
                                                       ; 8 bit multiplier
0014
                     ACCbLO
                              EQU
                                      14H
                                                      ; same location used for the add routine
0015
                     H_byte
                                      15H
                                                      ; High byte of the 16 bit result
0015
                     ACCaHI
                              EQU
                                      15H
                                                      ; same location used for the add routine
0016
                     L_byte
                                      16H
                                                       ; Low byte of the 16 bit result
0016
                     ACCbHI
                              EQU
                                      16H
                                                      ; same location used for the add routine
0017
                      count
                                      17H
                                                       ; loop counter
0018
                     SUMHI
                              EQU
                                      18H
                                                       ; HIGH BYTE OF THE LOOP SUM
                    ; PORT ASSIGNMENTS AND CONSTANTS
0000
                     PWMCW
                              EOU
                                      0
                                                       ; CLOCKWISE PWM OUTPUT BIT
0001
                     PWMCCW
                              EOU
                                      1
                                                       ; COUNTERCLOCKWISE PWM OUTPUT BIT
0000
                     CARRY
                              EOU
                                      0
                                                       ; CARRY BIT IN THE STATUS REGISTER
                                                       ; THE ZERO BIT OF THE STATUS REGISTER
0002
                              EQU
0001
                      Same
                              equ
```

```
0000
                    ER_SGN
                                                    ; SIGN BIT FOR THE ERROR IN FLAG REGISTER
0001
                    AC_SGN EQU
                                                    ; SIGN BIT FOR THE ERROR ACCUMULATOR
0002
                    DE_SGN
                            EQU
                                    2
                                                    ; SIGN BIT FOR DE/DT
0004
                    OER_SGN EQU
                                                    ; SIGN BIT FOR THE OLD ERROR
0030
                    KР
                            EQU
                                    30
                                                   ; PROPORTIONAL GAIN
0002
                    ΚI
                            EQU
                                                   ; INTEGRAL GAIN
0020
                    KD
                            EQU
                                    20
                                                   ; DIFFERENTIAL GAIN
0003
                    DIR
                            EQU
                                                   ; THE DIRECTION FLAG
0007
                    CSN
                            EQU
                                                   ; CHIP SELECT NOT ON A/D
0006
                    BV
                            EQU
                                                   ; DATA LINE FOR THE A/D
0005
                    CK
                            EQU
                                                   ; CLOCK LINE FOR THE A/D
0002
                    MWDO
                            EQU
                                                   ; MICROWIRE DATA OUT FROM POSITIONER
0001
                    MWDI
                            EQU
                                                   ; MICROWIRE DATA IN TO POSITIONER
                                                    ; MICROWIRE CHIP SELECT TO POSITIONER
0000
                    MWCS
                            EOU
0003
                                                    ; MICROWIRE CLOCK IN TO POSITIONER
                    MWCK
                            EOU
                   ;**** MACROS *****************************
                   CLKUP
                           MACRO
                                                    ; clock up macro for the microwire
                     BSF
                             PORTB,CK
                                                    ; data acquisition from the a/d
                     NOP
                     ENDM
                   CLKDN
                           MACRO
                                                    ; clock down macro for the microwire
                                                    ; data acquisition from the a/d
                     BCF
                             PORTB,CK
                     NOP
                     ENDM
                                                    ; ** FOR RECEIVING A/D DATA **
                   GET BIT MACRO
                             SWR, CARRY
                     BCF
                     BSF
                             PORTB,CK
                                                   ; SET CLOCK BIT HIGH
                     BTFSC
                             PORTB, BV
                                                    ; LOOK AT DATA COMMING IN
                     BSF
                             SWR, CARRY
                                                    ; SET THE CARRY FOR A 1
                             POSA
                                                    ; ROTATE THE W REG LEFT
                                                    ; SET THE CLOCK LOW
                     BCF
                             PORTB,CK
                     NOP
                                                    ; DELAY
                     ENDM
0000 0B88
                   ;**** MATH ROUTINES ***********************
                   ; **** 8 BIT MULTIPLY ******
                                                          Begin Multiplier Routine
0001 0075
                            clrf
                                    H_byte
                   mpy_S
0002 0076
                            clrf
                                    L_byte
0003 0008
                            movlw
0004 0037
                            movwf
                                    count
0005 0213
0006 0403
                            bcf
                                    STATUS, CARRY
                                                  ; Clear the carry bit in the status Reg.
0007 0334
                            rrf
0008 0603
                            btfsc
                                    STATUS, CARRY
0009 01F5
                            addwf
                                    H_byte,Same
000A 0335
                            rrf
                                    H_byte,Same
000B 0336
                            rrf
                                    L_byte,Same
000C 02F7
                            decfsz count
000D 0A07
                            goto
                                    loop
000E 0800
                            retlw
                                    0
                   ; DOUBLE PRECISION ADD AND SUBTRACT ( ACCb-ACCa->ACCb )
000F 0917
                   D sub
                          call
                                                  ; At first negate ACCa, then add
                   ; Double Precision Addition ( ACCb+ACCa->ACCb )
0010 0213
                          movf
                   D_add
                                    ACCaLO,W
0011 01F4
                            addwf ACCbLO
                                                    ; add lsb
```

```
0012 0603
                                       STATUS, CARRY
                                                         ; add in carry
0013 02B6
                               incf
                                       ACCbHI
0014 0215
                               movf
                                       ACCaHI,W
0015 01F6
                               addwf
                                       ACCbHI
                                                         ; add msb
0016 0800
                               retlw
0017 0273
                     neg_A
                               comf
                                       ACCaLO
                                                         ; negate ACCa
0018 02B3
                               incf
                                       ACCaLO
                                       STATUS, Z
0019 0643
                               btfsc
001A 00F5
                               decf
                                       ACCaHI
001B 0275
                               comf
                                       ACCaHI
001C 0800
                               retlw
                                       00
                     ; divide by 16 and limit to 100 {\tt Decimal}
                     SHIFT
                              MACRO
                                SWR, CARRY
                        BCF
                        RRF
                                L_byte
SWR.CARRY
                        BCF
                        RRF
                                H_byte
SWR,CARRY
                        BTFSC
                        BSF
                                L_byte,7
                        ENDM
                     DIV LMT
                        SHIFT
001D 0403
                               BCF
                                       SWR.CARRY
                                       L_byte
SWR,CARRY
001E 0336
                               RRF
001F 0403
                               BCF
0020 0335
                               RRF
                                       H_byte
0021 0603
                               BTFSC
                                       SWR, CARRY
0022 05F6
                               BSF
                                       L_byte,7
                        SHIFT
0023 0403
                               BCF
                                       SWR, CARRY
0024 0336
                                       L_byte
                               RRF
                                        SWR, CARRY
0026 0335
                                       H_byte
0027 0603
                               BTFSC
                                       SWR, CARRY
0028 05F6
                                       L_byte,7
                        SHIFT
0029 0403
                               BCF
                                       SWR, CARRY
002A 0336
                                       L_byte
002B 0403
                               BCF
                                        SWR, CARRY
002C 0335
                                       H_byte
002D 0603
                               BTFSC
                                       SWR, CARRY
002E 05F6
                                       L_byte,7
                        SHIFT
002F 0403
                               BCF
                                        SWR, CARRY
0030 0336
                               RRF
                                        L_byte
0031 0403
                               BCF
                                       SWR, CARRY
0032 0335
                               RRF
                                       H_byte
0033 0603
                               BTFSC
                                       SWR, CARRY
0034 05F6
                               BSF
                                       L_byte,7
                     LMT100
                               MOVLW
                                                        ; SUBTRACT 1 FROM THE HIGH BYTE TO SEE
0035 0C01
                                       1H
0036 0095
                               SUBWF
                                       H_byte,0
                                                        ; IF THERE IS ANYTHING THERE, IF NOT,
0037 0703
                               BTFSS
                                       SWR, CARRY
                                                         ; THEN LEAVE THE LOW BYTE ALONE
                                                         ; OTHERWISE GIVE THE LOW BYTE A FULL
0038 0A3C
                               GOTO
                                       L8 E
0039 0C64
                               MOVLW
                                       64H
                                                         ; COUNT AND IT WILL HAVE BEEN LIMITED
003A 0036
                               MOVWF
                                       L_byte
                                                         ; TO 100
                                       LMT_EXIT
003B 0A42
                               GOTO
                     L8 E
003C 0C64
                               MOVLW
                                       64H
                                                         ; LIMIT THE MAGNITUDE OF THE VALUE TO
```

```
003D 0096
                             SUBWF
                                    L_byte,0
                                                     ; 100 DECIMAL
003E 0703
                             BTFSS
                                     SWR, CARRY
003F 0A42
                             GOTO
                                    LMT_EXIT
0040 0C64
                             MOVIW
                                     64H
0041 0036
                             MOVWF
                                    L_byte
                    LMT_EXIT
0042 0800
                            RETLW
                                    0.0
                    ;THE ROUTINE CALCTIMES DOES THE FOLLOWING: PCNT = DUTY CYCLE IN %
                    ; 100 - PCNT -> LO \, AND PCNT -> HI. ZERO VALUES IN EITHER LO OR HI
                    ; ARE FORCED TO 1.
                   CALCTIMES
0043 0209
                            MOVE
                                    PCNT.W
                                                    ; PUT REOUESTED % INTO W REGISTER
0044 0027
                            MOVWF
                                    ΗТ
                                                    ; COPY ON MICROSECONDS IN TO HI TIME
0045 0064
                             MOVIW
                                    64H
0046 0028
                             MOVWF
                                    T<sub>1</sub>O
0047 0209
                                    PCNT.0
                            MOVE
                                                    ; LEAVE 100-HI TIME IN LO TIME
0048 00A8
                             SUBWE
                                    LO,1
0049 0207
                                                    ; INSPECT THE HIGH TIME
                                    HT.O
                            MOVE
004A 0643
                            BTFSC
                                    SWR.2
                                                    ; IF ITS IS ZERO
004B 02A7
                            INCF
                                    HI.1
                                                    ; INCREMENT IT
004C 0208
                             MOVE
                                    LO,0
                                                    ; INSPECT THE LO TIME
004D 0643
                            BTFSC
                                                    ; IF ITS ZERO
                                    SWR, 2
                             INCF
                                                    ; INCREMENT IT
004E 02A8
                                    T<sub>1</sub>O . 1
004F 0800
                            RETLW
                                    00
                    BEGIN
0050 0000
                                                    ; STUBBED BEGINNING
                    ;****CHECKING THE LIMIT SWITCHES AND CHECKING FOR MW***********
                    ; This will check the switch inputs for closure and will terminate
                    ; pulsing is one is closed. It doesn't distinguish between the switches
                    ; so they are not dedicated to cw end and ccw end.
                    SW_TRAP
                             CLRWDT
0051 0004
0052 0746
                             BTFSS
                                    PORTB,2
                                                    ; THIS WILL TEST ALL THREE OF THE
0053 0A51
                                                    ; SWITCH INPUTS. IF ANY ONE IS
                                     SW_TRAP
0054 0766
                                    PORTB, 3
                                                    ; SET THEN EXECUTION OF THE CODE
0055 0A51
                                     SW TRAP
                                                    ; WILL BE LIMITED TO LOOKING FOR
0056 0786
                             BTFSS
                                    PORTB,4
                                                    ; IT TO BE CLEARED
0057 0A51
                                    SW_TRAP
                    ;****RECEIVING THE POSITIONAL REQUEST************************
                    ; The host system that wishes to send positional requests to the positioner
                    ; servo makes its desire known by setting the chip select to the positioner
                    ; low. It then monitors the busy (Data Out) line from the positioner. When
                    ; the positioner sets the busy line high, the host may begin sending its 8
                    ; request. The data bits should be valid on the rising edge of the clock.
                    ; After 8 bits have been received by the positioner it will begin operation
                    ; to send the system to the received position. It can be interrupted at any
                    ; point during the positioning process by the host sending a new command.
                    ; opportunity to update the command is issued every 100 pwm pulses (every 50
                    ; milliseconds).
                    ; If the host sends a zero positional command the positioner will stop the
                    ; system and remain inactive.
                    ; If the host does not successfully complete a microwire transmission of 8\,
                    ; data bits the watchdog timer will trip and reset the system to an inactive
                    ; "stopped" state.
                   REC_MW
0058 0C0B
                                                    ; RESET THE PORT FOR THREE INPUTS
                             MOVIW
                                    0BH
```

0059 0005	TRIS	PORTA	; AND ONE OUTPUT
005A 0445	BCF	PORTA, MWDO	
005H 0115	MOVI		/ DEI IND DAIN OUT DOW TOR DOUT
005B 0C20	MOVV		
0030 0037	WATCH_CS	ir count	
005D 0705		C DODEN MEACO	· GUEGE EOD INCOMMING DEGUEGEG
	BTFS	•	; CHECK FOR INCOMMING REQUESTS
005E 0A62	GOTO	_	; RECEIVE A NEW POSITION REQUEST
005F 02F7		SZ count,1	
0060 0A5D	GOTO	WATCH_CS	
0061 0A71	GOTO	REC_EXIT	; NO REQUEST WAS MADE IN THE TIME ALLOTED
	REC_CMD		
0062 0545	BSF	PORTA, MWDO	; SET THE DATA OUT HIGH FOR "OK TO SEND"
0063 0C08	MOVL	W 8H	; SET TO RECEIVE 8 BITS
0064 0037	MOVW	F count	
	WAIT_UP		
0065 0765	BTFS	S PORTA, MWCK	; WAIT FOR A RISING EDGE
0066 0A65	GOTO		
0067 0403	BCF	SWR, CARRY	; RESET THE CARRY TO A DEFAULT ZERO
0068 0625	BTFS		; READ THE DATA IN
0069 0503	BSF	SWR, CARRY	; SET THE CARRY FOR A ONE
0069 0303 006A 0370	RLF		
		POSR,1	; ROTATE THE BIT INTO THE POSITION REQ.
006B 02F7		SZ count,1	; DECREMENT THE BIT COUNTER
006C 0A6E	GOTO	_	; WAIT FOR THE FALLING EDGE
006D 0A71	GOTO	REC_EXIT	; LAST BIT RECEIVED
	WAIT_DN		
006E 0665	BTFS	C PORTA, MWCK	; CHECK THE INCOMMING CLOCK
006F 0A6E	GOTO	WAIT_DN	; IF IT IS STILL HIGH WAIT FOR IT TO GO LOW
0070 0A65	GOTO	WAIT_UP	; IF IT GOES LOW GO BACK TO RECEIVE NEXT BIT
	REC_EXIT		
0071 0445	BCF	PORTA, MWDO	; SET THE BUSY FLAG
	; Position 0	is considered a	ABLE REQUEST *********************************** request to not drive the system. In this way
	; Position 0 ; the position	is considered a mer will come up	
	; Position 0 ; the position ; try to move	is considered a mer will come up	request to not drive the system. In this way from a reset in a safe state and will not
0072 0210	; Position 0 ; the positic ; try to move MOVE?	is considered a some will come up the system to so	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.
0072 0210	; Position 0 ; the positic ; try to move MOVE? MOVE	is considered a aner will come up the system to so	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION
0073 0643	; Position 0 ; the positio ; try to move  MOVE?  MOVF  BTFS	is considered a somer will come up the system to some poss, W	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO
	; Position 0 ; the positic ; try to move MOVE? MOVE	is considered a somer will come up the system to some poss, W	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION
0073 0643	; Position 0 ; the positio ; try to move  MOVE?  MOVE  BTFS  GOTO  ;****READING	is considered a smer will come up the system to smere the system to smere posm, W CC SWR, Z BEGIN	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO
0073 0643	; Position 0 ; the positio ; try to move  MOVE?  MOVF  BTFS  GOTC  ;****READING ;	is considered a somer will come up the system to some POSR,W CC SWR,Z BEGIN THE A/D VALUES**	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING
0073 0643	; Position 0 ; the positio ; try to move  MOVE?  MOVF  BTFS  GOTC  ;****READING ; ; Read the po	is considered a somer will come up the system to some pose, which is seen to see the system of the s	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING
0073 0643	; Position 0 ; the positic ; try to move  MOVE?  MOVE  STFS  GOTC  ;****READING ; ; Read the po ; position va	is considered a series will come up the system to series POSR,W CC SWR,Z BEGIN  THE A/D VALUES** estitional a/d charriable (POSA).	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643	; Position 0 ; the positic ; try to move  MOVE?  MOVE  STFS  GOTC  ;****READING ; ; Read the po ; position va	is considered a series will come up the system to series POSR,W CC SWR,Z BEGIN  THE A/D VALUES** estitional a/d charriable (POSA).	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING
0073 0643	; Position 0 ; the positio ; try to move  MOVE?  MOVF  BTFS  GOTO  ;****READING; ; Read the po ; position va ; This is wri	is considered a series will come up the system to series POSR,W CC SWR,Z BEGIN  THE A/D VALUES** estitional a/d charriable (POSA).	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  ****READING ; ; Read the po ; position va ; This is wri  READ_POS	is considered a series will come up the system to series POSR,W CC SWR,Z BEGIN  THE A/D VALUES** spitional a/d characteristic (POSA). tten in line to the series of the se	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE ;****READING ; Read the po ; position va ; This is wri  READ_POS  CLRF	is considered a series will come up the system to series with the syst	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6	; Position 0 ; the positic ; try to move  MOVE?  MOVE  BTFS GOTO  ;****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF	is considered a mer will come up the system to so POSR,W C SWR,Z BEGIN  THE A/D VALUES** sitional a/d charalle (POSA). tten in line to POSA PORTB,CSN	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVF  BTFS  GOTO  ;****READING; ; Read the po ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI	is considered a sener will come up the system to sener will be sener with the sener will be sener w	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  ****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF MOVI TRIS	is considered a sener will come up the system to sener will be sener with the sener will be sener w	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVF  BTFS  GOTO  ;****READING; ; Read the po ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI	is considered a sener will come up the system to sener will be sener with the sener will be sener w	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  ****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF MOVI TRIS	is considered a series will come up the system to series will come up the system to series will be series with the system to series with the series will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE ;****READING ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF	is considered a series will come up the system to series will come up the system to series will be series with the system to series with the series will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE  ****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF NOP	is considered a series will come up the system to series will come up the system to series will be series with the system to series with the series will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  BTFS  GOTO  ;****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI  TRIS  BSF  NOP  CLKUP	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE BTFS GOTO  ;****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF NOP CLKUP BSF	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE BTFS GOTO  ;****READING ; ; Read the po ; position va ; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF NOP CLKUP BSF	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  STATE  GOTO  ;****READING; ; Read the po ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI  TRIS  BSF  NOP  CLKUP  BSF  NOP  CLKDN	is considered a sener will come up the system to sener will be sener with the sener will be sener with the sener will be sener	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE?  MOVE?  ****READING; ; Read the pc; position va; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF NOP CLKUP BSF NOP CLKDN BCF	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  STATE  GOTO  ;****READING; ; Read the po ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI  TRIS  BSF  NOP  CLKUP  BSF  NOP  CLKDN	is considered a sener will come up the system to sener will be sener with the sener will be sener with the sener will be sener	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE  STIFS  GOTO  ;****READING; ; Read the po ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI  TRISS  BSF  NOP  CLKUP  BSF  NOP  CLKDN  CLKDN  BCF  NOP	is considered a sener will come up the system to sener will be sener with the sener will be sener with the sener will be sener	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000 007D 04A6 007E 0000	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE  FIFS GOTO  ;****READING; ; Read the pc; position va; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF NOP CLKUP  CLKUP  CLKUP  CLKUP  CLKUP  CLKUP	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000 007D 04A6 007E 0000	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  STF  GOTO  ;****READING; ; Read the pc ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI  TRIS BSF  NOP  CLKUP  BSF  NOP  CLKDN  BCF  NOP  CLKUP  BSF  NOP  CLKUP  BSF  NOP  CLKUP  BSF  NOP  CLKUP  BSF  NOP	is considered a sener will come up the system to sener will be sener with the sener will be sener with the sener will be sener	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000 007D 04A6 007E 0000	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE  FIFS GOTO  ;****READING; ; Read the pc; position va; This is wri  READ_POS  CLRF BCF MOVI TRIS BSF NOP CLKUP  CLKUP  CLKUP  CLKUP  CLKUP  CLKUP	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000 007D 04A6 007E 0000	; Position 0 ; the positic ; try to move  MOVE?  MOVE?  MOVE  STFS GOTO  ;****READING; ; Read the po ; position va ; This is wri  READ_POS  CLRP BCF MOVI TRIS BSF NOP CLKUP BSF NOP CLKUP CLKUP BSF NOP CLKUP BSF NOP CLKUP BSF NOP	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************
0073 0643 0074 0A50 0075 0071 0076 04E6 0077 0C1C 0078 0006 0079 05C6 007A 0000 007B 05A6 007C 0000 007D 04A6 007E 0000	; Position 0 ; the positio ; try to move  MOVE?  MOVE?  MOVE  STF  GOTO  ;****READING; ; Read the pc ; position va ; This is wri  READ_POS  CLRF  BCF  MOVI  TRIS BSF  NOP  CLKUP  BSF  NOP  CLKDN  BCF  NOP  CLKUP  BSF  NOP  CLKUP  BSF  NOP  CLKUP  BSF  NOP  CLKUP  BSF  NOP	is considered a serior will come up the system to serior will come up the system to serior will be serior with the system to serior will be serior with the serior will be serior with the serior will be	request to not drive the system. In this way from a reset in a safe state and will not ome arbitrary location.  ; CHECK THE REQUESTED POSTION ; IF IT IS ZERO THEN WAIT FOR A NON-ZERO ; REQUEST BY BRANCHING BACK TO THE BEGINNING  *******************************

	04A6		BCF	PORTB,CK	;	data acquisition from the $\mbox{a}/\mbox{d}$
0082	0000		NOP			
		CLKUP				CLOCK IN CHANNEL 1
0083	05A6	CDROI	BSF	PORTB,CK		data acquisition from the a/d
	0000		NOP			
0005	0.47.6	CLKDN	DOE	DODED GV		TO THE MUX
0085 0086			BCF NOP	PORTB,CK	,	data acquisition from the a/d
0000	0000		NOF			
0087	0C5C		MOVLW	5CH	;	SET THE DATA LINE TO INPUT
0088	0006		TRIS	PORTB		TO RECEIVE DATA BITS FROM A/D
0089	0576	CLKUP	BSF	PORTB,CK		CLOCK UP TO LET MUX SETTLE data acquisition from the a/d
008A			NOP	PORIB,CR	,	data acquisition from the a/d
		CLKDN				CLOCK DN TO LET MUX SETTLE
008B			BCF	PORTB,CK	;	data acquisition from the a/d
008C	0000		NOP			
		GET_B	IT		;	GET BIT 7
008D	0403	_	BCF	SWR, CARRY		
008E	05A6		BSF	PORTB,CK	;	SET CLOCK BIT HIGH
008F			BTFSC	PORTB,BV		LOOK AT DATA COMMING IN
	0503		BSF	SWR, CARRY		SET THE CARRY FOR A 1
0091			RLF BCF	POSA		ROTATE THE W REG LEFT SET THE CLOCK LOW
0092			NOP	PORTB,CK		DELAY
0055	0000		1101		,	DEBAT
		GET_B	IT		;	BIT 6
	0403		BCF	SWR, CARRY		
0095			BSF	PORTB,CK		SET CLOCK BIT HIGH
0096	0503		BTFSC BSF	PORTB,BV SWR,CARRY		LOOK AT DATA COMMING IN SET THE CARRY FOR A 1
	0371		RLF	POSA		ROTATE THE W REG LEFT
0099			BCF	PORTB,CK		SET THE CLOCK LOW
009A	0000		NOP		;	DELAY
		GET_B			;	BIT 5
	0403		BCF	SWR, CARRY		ann ar agu nam wagu
009C 009D			BSF BTFSC	PORTB,CK PORTB,BV		SET CLOCK BIT HIGH LOOK AT DATA COMMING IN
	0503		BSF	SWR, CARRY		SET THE CARRY FOR A 1
009F			RLF	POSA		ROTATE THE W REG LEFT
00A0	04A6		BCF	PORTB,CK	;	SET THE CLOCK LOW
00A1	0000		NOP		;	DELAY
		GET_B	rπ			BIT 4
00A2	0403	GEI_D	BCF	SWR, CARRY	,	DII 4
00A3	05A6		BSF	PORTB,CK	;	SET CLOCK BIT HIGH
	06C6		BTFSC	PORTB,BV	;	LOOK AT DATA COMMING IN
	0503		BSF	SWR, CARRY		SET THE CARRY FOR A 1
00A6 00A7			RLF BCF	POSA PORTB,CK		ROTATE THE W REG LEFT SET THE CLOCK LOW
00A7			NOP	PORIB,CA		DELAY
		GET_B			;	BIT 3
	0403		BCF	SWR, CARRY		arm aroay prim urau
	05A6 06C6			PORTB,CK PORTB,BV		SET CLOCK BIT HIGH LOOK AT DATA COMMING IN
	0503		BSF	SWR, CARRY		SET THE CARRY FOR A 1
	0371		RLF	POSA		ROTATE THE W REG LEFT
00AE	04A6		BCF	PORTB,CK		SET THE CLOCK LOW
00AF	0000		NOP		;	DELAY
		GET I	3.TT			BIT 2
00B0	0403	GE1_1	BCF	SWR, CARRY	,	211 2
	05A6		BSF	PORTB,CK	;	SET CLOCK BIT HIGH
00B2	06C6		BTFSC	PORTB,BV	;	LOOK AT DATA COMMING IN

```
00B3 0503
                             BSF
                                      SWR, CARRY
                                                      ; SET THE CARRY FOR A 1
00B4 0371
                             RLF
                                     POSA
                                                      ; ROTATE THE W REG LEFT
00B5 04A6
                             BCF
                                     PORTB,CK
                                                      ; SET THE CLOCK LOW
00B6 0000
                             NOP
                                                      ; DELAY
                       GET_BIT
                                                      ; BIT 1
00B7 0403
                             BCF
                                      SWR, CARRY
00B8 05A6
                             BSF
                                      PORTB,CK
                                                      ; SET CLOCK BIT HIGH
00B9 06C6
                             BTFSC
                                     PORTB.BV
                                                      ; LOOK AT DATA COMMING IN
00BA 0503
                             BSF
                                      SWR, CARRY
                                                      ; SET THE CARRY FOR A 1
00BB 0371
                             RLF
                                     POSA
                                                      ; ROTATE THE W REG LEFT
00BC 04A6
                             BCF
                                      PORTB.CK
                                                      ; SET THE CLOCK LOW
00BD 0000
                             NOP
                                                      ; DELAY
                       GET BIT
                                                      ; BTT 0
00BE 0403
                             BCF
                                     SWR, CARRY
00BF 05A6
                                                      ; SET CLOCK BIT HIGH
                             BSF
                                     PORTB.CK
                                      PORTB.BV
                                                      ; LOOK AT DATA COMMING IN
0000 0606
                             BTFSC
                                                      ; SET THE CARRY FOR A 1
00C1 0503
                             BSF
                                     SWR.CARRY
00C2 0371
                             RLF
                                     POSA
                                                      ; ROTATE THE W REG LEFT
00C3 04A6
                             BCF
                                     PORTB,CK
                                                      ; SET THE CLOCK LOW
00C4 0000
                                                      ; DELAY
                             NOP
00C5 05E6
                                     PORTB.CSN
                                                      ; DESELECT THE CHIP
                             BSF
                    ;************** CALCULATING THE PID TERMS *****************
                    ;****CALCULATE THE ERROR*****
                    ; The error is very simply the signed difference between where the
                    ; system is and where it is supposed to be at a particular instant
                    ; in time. It is formed by subtracting the actual position from the
                    ; requested position (Position requested - Position actual). This
                    ; difference is then used to determine the proportional, integral and
                    ; differential term contributions to the output.
                    C_ERR
00C6 0211
                                     POSA,0
                                                     ; LOAD THE ACTUAL POSITION INTO W
0007 0090
                                                      ; SUBTRACT IT FROM THE REQUESTED POSITION
                                     POSR,0
00C8 0603
                             BTFSC
                                     SWR, CARRY
                                                      ; CHECK THE CARRY BIT TO DETERMINE THE SIGN
                                                      ; ITS POSATIVE (POSR>POSA)
                                      PLS ER
00CA 0ACE
                                     MNS_ER
                                                      ; ITS NEGATIVE (POSA>POSR)
                    PLS_ER
00CB 002C
                             MOVWF
                                     ERROR
                                                      ; SAVE THE DIFFERENCE IN "ERROR"
00CC 0419
                                     FLAGS, ER_SGN
                                                      ; SET THE SIGN FLAG TO INDICATE POSATIVE
00CD 0AD2
                             GOTO
                                     CE_EXIT
                    MNS_ER
00CE 0210
                             MOVF
                                     POSR,0
                                                      ; RE-DO THE SUBTRACTION
00CF 0091
                             SUBWF
                                     POSA,0
                                                      ; ACTUAL - REQUESTED
00D0 002C
                             MOVWF
                                     ERROR
                                                      ; STORE THE DIFFERENCE IN "ERROR"
00D1 0519
                             BSF
                                      FLAGS, ER_SGN
                                                      ; SET THE SIGN FLAG FOR NEGATIVE
                    CE_EXIT
00D2 006D
                             CLRE
                                     SUMLO
                                                      ; CLEAN OLD VALUES OUT TO PREPARE
00D3 0078
                             CLRF
                                     SUMHI
                                                      ; FOR THIS CYCLES SUMMATION
                    ;****CALCULATE THE PROPORTIONAL TERM*****
                    ; The proportional term is the error times the proportional gain term.
                    ; This term simply gives you more output drive the farther away you are
                    ; from where you want to be (error)*Kp.
                    ; The proportional gain term is a signed term between -100 and 100 \, The
                    ; more proportional gain you have the lower your system following error
                    ; will be. The higher your proportional gain, the more integral and
                    ; differential term gains you will have to add to make the system stable.
                    ; The sum is being carried as a 16 bit signed value.
                    C PROP
```

```
00D4 020C
                             MOVE
                                     ERROR.0
                                                      ; LOAD THE ERROR TERM INTO W
00D5 0033
                             MOVWF
                                     mulcnd
                                                      ; MULTIPLY IT BY THE PROPORTIONAL GAIN
00D6 0C30
                             MOVLW
                                     KР
                                                      ; KP AND THEN SCALE IT DOWN BY DIVIVING
00D7 0034
                             MOVWF
                                     mulplr
                                                      ; IT DOWN BY 16. IF IT IS STILL OVER
00D8 0901
                             CALL
                                     mpy_S
                                                      ; 255 THEN LIMIT IT TO 255
00D9 091D
                             CALL
                                     DIV_LMT
                    RESTORE_SGN
00DA 0719
                             BTFSS
                                     FLAGS, ER_SGN
                                                      ; IF THE ERROR SIGN IS NEGATIVE THEN
OODB OADE
                             GOTO
                                     ADDPROP
                                                      ; PUT THE SIGN INTO THE LOW BYTE
00DC 0276
                             COME
                                     L_byte,1
00DD 02B6
                             INCF
                                     L_byte,1
                    ADDPROP
00DE 0216
                                                     ; SAVE THE PROPORTIONAL PART
                             MOVE
                                     L byte, W
                             ADDWF
                                                     ; IN THE SUM
00DF 01ED
                                     SUMLO,1
00E0 0603
                                                      ; IF THE ADDITION CARRIED OUT THEN
                             BTFSC
                                     SWR CARRY
                                                      ; INCREMENT THE HIGH BYTE
00E1 02B8
                             TNCF
                                     SUMHI,1
00E2 0C00
                             MOVIW
                                                     ; THEN
                                     0
00E3 06ED
                             BTFSC
                                     SUMLO.7
                                                     ; SIGN EXTEND TO THE UPPER
00E4 OCFF
                             MOVLW
                                     0FF
                                                      ; BYTE
00E5 01F8
                             ADDWF
                                     SUMHT.1
                    ;****CALCULATE THE INTEGRAL TERM*****
                    ; The integral term is an accumulation of the error thus far. Its purpose
                    ; is to allow even a small error to effect a large change. It does this
                    ; by adding a small number into an accumulator each cycle through the pro
                      Thusly even a small error that exist for a while will build up to a large
                    ; enough number to effect an output sufficient to move the system. The
                      that this integral accumulator has is modulated by the integral gain term
                      The integral of the error over time is multiplied be KI and the result is
                      contribution to the final summation for determining the output value.
                    ; term helps to insure the long-term accuracy of the system is good. A
                      amount is necessary for this purpose but too much will cause oscillations.
                      The integral is bounded in magnitude for two purposes. The first is so
                      it never rolls over and changes sign. The second is that it may saturate
                    ; long moves forcing an excessively large overshoot to "de-integrate" the
                    ; accumulated during the first of the move
                    C_INT
00E6 020C
                             MOVF
                                     ERROR,W
                                                     ; MOVE THE ERROR INTO THE W REG
00E7 0643
                                                     ; AND CHECK TO SEE IF IT IS ZERO
                             BTFSC
                                     SWR,Z
00E8 0AFF
                                     ADDINT
                                                      ; IF SO THEN DONT CHANGE THE ACCUMULATOR
00E9 0619
                             BTFSC
                                     FLAGS, ER_SGN
                                                     ; TEST THE FLAGS TO FIND THE POLARITY
OOEA OAEE
                                     MNS_1
                                                      ; OF THE ERROR .. 0 POSATIVE 1 NEGATIVE
                    PLS_1
00EB 0C02
                             MOVIW
                                                      ; IF POSATIVE ADD ONE TO
00EC 01EE
                             ADDWF
                                     ACCUM,1
                                                      ; THE ERROR ACCUMULATOR
00ED 0AF0
                             GOTO
                                     LMTACM
                                                      ; THEN LIMIT IT TO +/-100
                    MNS_1
00EE 0C02
                             MOVLW
                                     ΚI
                                                      ; IF NEGATIVE THEN SUBTRACT ONE
00EF 00AE
                             SUBWF
                                     ACCUM.1
                                                      ; FROM THE ERROR ACCUMULATOR
                    LMTACM
00F0 06EE
                             BTFSC
                                     ACCUM.7
                                                      ; CHECK THE SIGN BIT OF THE ERROR ACCUMULA-
TOR
00F1 0AF9
                             GOTO
                                     M_LMT
                                                      ; AND DO A POSATIVE OR NEGATIVE LIMIT
                    P LMT
00F2 0C9C
                             MOVT.W
                                     9CH
                                                      ; FOR THE POSATIVE LIMIT ADD 156 TO THE
00F3 01CE
                             ADDWF
                                     ACCUM, 0
                                                      ; NUMBER AND SEE IF YOU GENERATE A CARRY
00F4 0703
                             BTFSS
                                     SWR, CARRY
                                                      ; BY CHECKING THE CARRY FLAG
00F5 OAFF
                             GOTO
                                     ADDINT
                                                      ; IF NOT THEN ITS O.K.
00F6 0C64
                             MOVLW
                                     64H
                                                      ; IF SO THEN FORCE THE ACCUMULATOR TO
00F7 002E
                             MOVWF
                                     ACCUM
                                                      ; 100 DECIMAL
00F8 OAFF
                             GOTO
                                     ADDINT
                    M LMT
00F9 0090
                                                      ; FOR THE NEGATIVE LIMIT SUBTRACT 156 FROM
                             MOVT.W
                                     9CH
                                                      ; THE NUMBER AND SEE IF YOU GENERATE A
00FA 008E
                             SUBWF
                                     ACCUM, 0
```

```
00FB 0603
                              BTFSC
                                       SWR, CARRY
                                                        ; NON-CARRY CONDITION INDICATING A ROLL-OVER
00FC 0AFF
                              GOTO
                                       ADDINT
                                                        ; IF NOT THEN LEAVE THE ACCUMULATOR ALONE
00FD 0C9C
                              MOVLW
                                       9CH
                                                        ; IF SO THEN LIMIT IT TO -100 BY
00FE 002E
                              MOVWF
                                       ACCUM
                                                        ; FORCING THAT VALUE IN THE ACCUMULATOR
                     ADDINT
00FF 020E
                              MOVF
                                       ACCUM, W
                                                       ; ADD THE INTEGRAL ACCUMULATOR TO
0100 01ED
                              ADDWF
                                       SUMLO,1
                                                       ; THE LOW BYTE OF THE SUM
0101 0603
                              BTFSC
                                       SWR, CARRY
                                                        ; TEST FOR OVERFLOW, IF SO THEN
0102 02B8
                              INCF
                                       SUMHI,1
                                                        ; INCREMENT THE HI BYTE
0103 0C00
                              MOVLW
                                                       ; LOAD 0 INTO THE W REGISTER
0104 06EE
                              BTFSC
                                      ACCUM, 7
                                                       ; IF THE INTEGRAL ACCUMULATOR WAS NEGATIVE
0105 0240
                              COMF
                                       W.W
                                                        ; COMPLEMENT THE 0 TO GET SIGN FOR HIGH BYTE
                                      SUMHI,1
0106 01F8
                              ADDWF
                                                        ; ADD INTO THE HIGH BYTE OF THE SUM
                                                       ; EXIT POINT FOR THE UP/DOWN CONTROL OF ACCUM
                     U DEXIT
                     ;****CALCULATING THE DIFFERENTIAL TERM***************
                     ; The differential term examines the error and determines how much
                     ; it has changed since the last cycle. It does this by subtracting the ; old error from the new error. Since the cycle time is relatively fixed
                     ; we can use it as the "dt" of the desired "de/dt". This derivative of the
                     ; error is then multiplied by the differential gain term KD and becomes the
                     ; differential term contribution for the final summation.
                     ; First, create the "de" term by doing a signed subtaction of new error
                     ; minus the old error. (new_error - old_error)
                     C_DIFF
0107 020C
                              MOVF
                                       ERROR, W
                                                       ; LOAD THE NEW ERROR INTO REGISTER
0108 0719
                              BTFSS
                                      FLAGS, ER_SGN
0109 0B0D
                              GOTO
                                       LO_BYTE
010A 026C
                              COMF
                                       ERROR,1
                                                       ; CORRECT THE VALUE TO BE 16 BIT
010B 028C
                              INCF
                                       ERROR, W
010C 026C
                                       ERROR,1
                                                        ; RESTORE IT FOR FUTURE USE TO 8 BIT MAGNI-
                              COMF
                     LO_BYTE
010D 0034
                              MOVWF
                                       ACCbLO
                                                       ; FOR SUBTRACTION
010E 0C00
                              MOVLW
010F 0619
                                       FLAGS, ER_SGN
                                                       ; SIGN EXTEND THE UPPER BYTE
0110 OCFF
                              MOVLW
                                       ACCbHI
0111 0036
                              MOVWF
0112 020F
                                                        ; LOAD THE OLD ERROR INTO OTHER REGISTER
                                       ERR O,W
0113 0799
                                       FLAGS,OER_SGN
                              BTFSS
0114 0B17
                                       LO_BYTEO
                              GOTO
0115 026F
                                       ERR_O,1
                                                        ; CORRECT THE VALUE TO BE 16 BIT
                              COMF
0116 028F
                                       ERR_O,W
                     LO_BYTEO
0117 0033
                              MOVWF
                                       ACCaLO
                                                       ; FOR SUBTRACTION
0118 0C00
                              MOVLW
0119 0699
                              BTFSC
                                       FLAGS,OER_SGN
                                                       ; SIGN EXTEND THE UPPER BYTE
011A 0CFF
                              MOVLW
                                       0FF
011B 0035
                              MOVWF
                                       ACCaHI
011C 090F
                              CALL
                                       D_sub
                                                        ; PERFORM THE SUBTRACTION
                     STRIP_SGN
011D 06F6
                              BTFSC
                                      ACCbHI,7
                                                        ; TEST THE SIGN OF THE RESULT
011E 0B20
                              GOTO
                                       NEG_ABS
011F 0B25
                              GOTO
                                       POS_ABS
                     NEG_ABS
0120 0559
                              BSF
                                       FLAGS,DE_SGN
                                                        ; ITS NEGATIVE SO SET THE FLAG AND
0121 0274
                              COME
                                       ACCbLO,1
                                                        ; COMPLEMENT THE VALUE
0122 0294
                              INCF
                                       ACCbLO, W
0123 002F
                              MOVWE
                                       ERR O
0124 0B28
                              GOTO
                                       MULT KD
                     POS ABS
0125 0459
                              BCF
                                       FLAGS, DE_SGN
                                                        ; ITS POSATIVE SO SET RESET THE FLAG
```

```
0126 0214
                             MOVF
                                     ACCbLO,W
                                                      ; AND SAVE THE VALUE
0127 002F
                             MOVWF
                                     ERR_O
                    ; Then multiply by Kd
                    MULT_KD
0128 020F
                             MOVE
                                     ERR O.W
0129 0033
                             MOVWF
                                     mulcnd
                                                     ; MOVE THE DE/DT TERM INTO THE MULCND REG.
012A 0C20
                             MOVLW
                                     KD
                                                     ; MOVE THE DIFFERENTIAL GAIN TERM INTO
012B 0034
                             MOVWF
                                     mulplr
                                                     ; MULPLR TO MULTIPLY THE \text{DE}/\text{DT}
012C 0901
                             CALL
                                     mpy_S
                                                     ; DO THE MULTIPLICATION
012D 091D
                             CALL
                                     DIV_LMT
                                                     ; SCALE AND LIMIT TO 100
                    RE SGN
012E 0759
                             BTESS
                                     FLAGS.DE SGN
                                                     ; IF THE DE SIGN IS NEGATIVE THEN
                                                     ; PUT THE SIGN INTO THE LOW BYTE
012F 0B32
                             GOTO
                                     SAVE DIFF
0130 0276
                             COME
                                     L_byte,1
0131 02B6
                             INCF
                                     L_byte,1
                    SAVE_DIFF
0132 0216
                             MOVE
                                     L_byte,W
0133 0643
                             BTFSC
                                     SWR.Z
0134 0B45
                                     ROLL ER
                             GOTO
0135 002F
                             MOVWF
                                     ERR O
                    ; ADD THE DIFF TERM INTO THE SUMM **********
                    ADDDTF
0136 0C00
                             MOVLW
                                     00
0137 0659
                             BTFSC
                                     FLAGS, DE_SGN
                                                     ; PUT THE KD*(DE/DT) TERM INTO THE
                                                     ; REGISTERS TO ADD. AND
0138 OCFF
                             MOVLW
                                     0FF
0139 0036
                             MOVWF
                                     ACCbHI
                                                     ; SIGN EXTEND THE UPPER BYTE
013A 020F
                             MOVF
                                     ERR_O,W
013B 0034
                             MOVWF
                                     ACCbLO
013C 020D
                             MOVF
                                     SUMLO,W
                                                     ; LOAD THE CURRENT SUM INTO THE
013D 0033
                             MOVWF
                                     ACCaLO
                                                     ; REGISTERS TO ADD
013E 0218
                             MOVF
                                     SUMHI,W
013F 0035
                             MOVWF
                                     ACCaHI
0140 0910
                                                     ; ADD IN THE DIFFERENTIAL TERM
                             CALL
                                     D_add
0141 0214
                                     ACCbLO,W
                                                     ; SAVE THE RESULTS BACK
0142 002D
                                                     ; INTO SUMLO AND HI
                                     SUMLO
0143 0216
                             MOVF
                                     ACCbHI,W
0144 0038
                             MOVWF
                    ROLL_ER
0145 020C
                                     ERROR, W
                                                     ; TAKE THE CURRENT ERROR
0146 002F
                             MOVWF
                                                     ; AND PUT IT IN THE ERROR HISTORY
0147 0499
                                     FLAGS,OER_SGN
                                                     ; SAVE THE CURRENT ERROR SIGN
                             BCF
0148 0619
                             BTFSC
                                     FLAGS, ER_SGN
                                                     ; IN THE OLD ERROR SIGN FOR
0149 0599
                                     FLAGS,OER_SGN
                                                     ; NEXT TIME THROUGH
                    ;****SET UP THE DIRECTION FOR THE BRIDGE***************
                    ; After the sum of all the components has been made, the sign of the
                    ; sum will determine which way the bridge should be powered.
                    ; If the sum is negative the bridge needs to be set to drive ccw; if the
                    ; sum is posative then the bridge needs to be set to drive cw. This
                    ; is purely a convention and depends upon the polarity the motor and feedback
                    ; element are hooked up in.
                    SET_DIR
014A 0479
                             BCF
                                     FLAGS, DIR
                                                     ; SET FOR DEFAULT CLOCKWISE
014B 06F8
                             BTFSC
                                     SUMHI.7
                                                     ; LOOK AT THE SIGN BIT, IF IT IS SET
014C 0579
                                     FLAGS.DIR
                                                     ; THEN SET FOR CCW BRIDGE DRIVE
                    ;**** SCALE THE NUMBER TO BETWEEN 0 AND 100% ****************
                    ; After the direction is set the request for duty cycle is limited to between
                    ; 0 and 100 percent inclusive. This value is passed to the dutycycle setting
                    ; routine by loading it in the variable "PCNT".
```

# **Intelligent Remote Positioner**

	L_SUMM			
014D 07F8		BTFSS	SUMHI,7	; CHECK TO SEE IF IT IS NEGATIVE
014E 0B52		GOTO	POS_LM	
014F 0278			SUMHI,1	
0150 026D		COMF	SUMLO,1	
0151 02AD		INCF	SUMLO,1	
	POS_LM			
0152 0C01	100_2	MOVLW	1H	; SUBTRACT 1 FROM THE HIGH BYTE TO SEE
0153 0098		SUBWF	STIMHT 0	: TE THERE IS ANYTHING THERE IF NOT
0154 0703		BTFSS	SWR, CARRY	; THEN LEAVE THE LOW BYTE ALONE
0155 0B59			LB_L	; OTHERWISE GIVE THE LOW BYTE A FULL
0156 0C64		MOVLW		; COUNT AND IT WILL HAVE BEEN LIMITED
0157 002D		MOVWF	SUMLO	; TO 100
0158 OB5F		GOTO		; GOTO LIMIT PERCENT EXIT
	LB_L			
0159 0C64		MOVLW	64H	; LIMIT THE MAGNITUDE OF THE VALUE TO
015A 008D		SUBWF	SUMLO,0	; 100 DECIMAL
015B 0703		BTFSS	SWR, CARRY	
015C 0B5F		GOTO	LP_EXIT	
015D 0C64		MOVLW	64H	
015E 002D		MOVWF	SUMLO	
	LP_EXIT			
015F 020D	DI_DATI	MOVF	SUMLO,W	; STORE THE LIMITED VALUE IN
0160 0029		MOVWF	PCNT	; THE PERCENT DUTYCYCLE REQUEST
				******
			ROUTINE	
	;	TABLUTE INC	ROUTINE	
		portant	thing here is n	ot to have to do too many decisions or
	; calcul		hile vou are ge	merating the 100 or so pulses. These will
		ations w		merating the 100 or so pulses. These will num or maximum duty cycle.
		ations w		
		ations w ime and		
0161 0679	; take t	ations w ime and R BTFSC	limit the minim	num or maximum duty cycle. ; CHECK THE DIRECTION FLAG
0162 0B76	; take t	ations w ime and R BTFSC GOTO	limit the minim	num or maximum duty cycle.  ; CHECK THE DIRECTION FLAG ; DO CCW PULSES FOR 1
	; take t	ations w ime and R BTFSC GOTO	limit the minim	num or maximum duty cycle. ; CHECK THE DIRECTION FLAG
0162 0B76	; take t	ations w ime and R BTFSC GOTO	limit the minim	num or maximum duty cycle.  ; CHECK THE DIRECTION FLAG ; DO CCW PULSES FOR 1
0162 0B76	; take t	ations w ime and R BTFSC GOTO	limit the minim	num or maximum duty cycle.  ; CHECK THE DIRECTION FLAG ; DO CCW PULSES FOR 1
0162 0B76	; take t	ations w ime and R BTFSC GOTO	limit the minim FLAGS,DIR GOCCW GOCW	num or maximum duty cycle.  ; CHECK THE DIRECTION FLAG ; DO CCW PULSES FOR 1
0162 0B76 0163 0B64	; take t	ations wime and R BTFSC GOTO GOTO BCF	limit the minim FLAGS,DIR GOCCW GOCW	num or maximum duty cycle.  ; CHECK THE DIRECTION FLAG ; DO CCW PULSES FOR 1 ; DO CW PULSES FOR 0
0162 0B76 0163 0B64 0164 0426	; take t	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW	limit the minim FLAGS,DIR GOCCW GOCW PORTB,PWMCCW	num or maximum duty cycle.  ; CHECK THE DIRECTION FLAG ; DO CCW PULSES FOR 1 ; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE
0162 0B76 0163 0B64 0164 0426 0165 0C64	; take t	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF	limit the minim FLAGS,DIR GOCCW GOCW PORTB,PWMCCW 64H CYCLES	THE PRINCE OF THE BRIDGE FOR CW MOVE
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF	limit the minim FLAGS,DIR GOCCW GOCW PORTB,PWMCCW 64H CYCLES	cum or maximum duty cycle.  ; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943	; take t	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL	limit the minim FLAGS,DIR GOCCW GOCW FORTB,PWMCCW 64H CYCLES CALCTIMES	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL MOVF	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF	FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  COUNTER FOR 0  SET THE BRIDGE FOR CW MOVE  COUNTER FOR 100 PULSES  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF	FLAGS,DIR GOCCW GOCW PORTB,PWMCCW 64H CYCLES CALCTIMES HI,0 HI_T LO,0	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  COUNTY  SET THE BRIDGE FOR CW MOVE  COUNTER FOR 100 PULSES  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF MOVF MOVF	FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME;
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF	FLAGS,DIR GOCCW GOCW PORTB,PWMCCW 64H CYCLES CALCTIMES HI,0 HI_T LO,0	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  COUNTY  SET THE BRIDGE FOR CW MOVE  COUNTER FOR 100 PULSES  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B	; take t WHICH_DI	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF MOVF MOVF	FLAGS,DIR GOCCW GOCW PORTB,PWMCCW 64H CYCLES CALCTIMES HI,0 HI_T LO,0	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME;
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF MOVF MOVF	FLAGS,DIR GOCCW GOCW PORTB,PWMCCW 64H CYCLES CALCTIMES HI,0 HI_T LO,0	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME;
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF MOVWF CLRWDT  BSF DECFSZ	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME; TAG THE WATCHDOG TIMER  ; SET THE CLOCKWISE PWMBIT HIGH; DECREMENT THE HI USEC. COUNTER
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF MOVF MOVWF CLRWDT  BSF	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME; TAG THE WATCHDOG TIMER  ; SET THE CLOCKWISE PWMBIT HIGH
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF MOVWF CLRWDT  BSF DECFSZ	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME; TAG THE WATCHDOG TIMER  ; SET THE CLOCKWISE PWMBIT HIGH; DECREMENT THE HI USEC. COUNTER
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF MOVWF MOVWF MOVWF TCLRWDT  BSF DECFSZ GOTO	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  DO CW PULSES FOR 0   SET THE BRIDGE FOR CW MOVE  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER  WITH THE CALCULATED TIME  TAG THE WATCHDOG TIMER  SET THE CLOCKWISE PWMBIT HIGH  DECREMENT THE HI USEC. COUNTER  DO ANOTHER LOOP  SET THE CLOCKWISE PWM BIT LOW
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D 0170 0406 0171 02EB	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF MOVWF CLRWDT  BSF DECFSZ GOTO  BCF DECFSZ	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1 CWHI  PORTB,PWMCW LO_T,1	; CHECK THE DIRECTION FLAG; DO CCW PULSES FOR 1; DO CW PULSES FOR 0  ; SET THE BRIDGE FOR CW MOVE; ; SET UP CYCLES COUNTER FOR 100 PULSES; CALCULATE THE HI AND LO TIMES  ; RE LOAD THE HI TIMER; WITH THE CALCULATED TIME; RE LOAD THE LO TIMER; WITH THE CALCULATED TIME; TAG THE WATCHDOG TIMER  ; SET THE CLOCKWISE PWMBIT HIGH; DECREMENT THE HI USEC. COUNTER; DO ANOTHER LOOP  ; SET THE CLOCKWISE PWM BIT LOW; DECREMENT THE LO USEC. COUNTER
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D 0170 0406 0171 02EB 0172 0B70	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVWF MOVWF MOVWF MOVWF DECFSZ GOTO  BCF DECFSZ GOTO	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1 CWHI  PORTB,PWMCW LO_T,1 CWLO	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  DO CW PULSES FOR 0   SET THE BRIDGE FOR CW MOVE  SET UP CYCLES COUNTER FOR 100 PULSES  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER  WITH THE CALCULATED TIME  TAG THE WATCHDOG TIMER  SET THE CLOCKWISE PWMBIT HIGH  DECREMENT THE HI USEC. COUNTER  DO ANOTHER LOOP  SET THE CLOCKWISE PWM BIT LOW  DECREMENT THE LO USEC. COUNTER  DO ANOTHER LOOP
0162 0B76 0163 0B64 0164 0426 0165 0C64 0165 0C64 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D 0170 0406 0171 02EB 0172 0B70 0173 02F2	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF MOVF MOVF MOVF MOVF MOV	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1 CWHI PORTB,PWMCW LO_T,1 CWLO CYCLES,1	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  DO CW PULSES FOR 0   SET THE BRIDGE FOR CW MOVE  SET UP CYCLES COUNTER FOR 100 PULSES  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER  WITH THE CALCULATED TIME  TAG THE WATCHDOG TIMER  SET THE CLOCKWISE PWMBIT HIGH  DECREMENT THE HI USEC. COUNTER  DO ANOTHER LOOP  SET THE CLOCKWISE PWM BIT LOW  DECREMENT THE LO USEC. COUNTER  DO ANOTHER LOOP  DECREMENT THE NUMBER OF CYCLES LEFT
0162 0B76 0163 0B64 0164 0426 0165 0C64 0166 0032 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D 0170 0406 0171 02EB 0172 0B70 0173 02F2 0174 0B68	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVUW MOVWF CALL  MOVF MOVWF MOVWF CLRWDT  BSF DECFSZ GOTO  BCF DECFSZ GOTO	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1 CWHI  PORTB,PWMCW LO_T,1 CWLO CYCLES,1 RLDCW	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  DO CW PULSES FOR 0   SET THE BRIDGE FOR CW MOVE  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER  WITH THE CALCULATED TIME  TAG THE WATCHDOG TIMER  SET THE CLOCKWISE PWMBIT HIGH  DECREMENT THE HI USEC. COUNTER  DO ANOTHER LOOP  SET THE CLOCKWISE PWM BIT LOW  DECREMENT THE LO USEC. COUNTER  DO ANOTHER LOOP  DECREMENT THE NUMBER OF CYCLES LEFT  DO ANOTHER PULSE
0162 0B76 0163 0B64 0164 0426 0165 0C64 0165 0C64 0167 0943 0168 0207 0169 002A 016A 0208 016B 002B 016C 0004 016D 0506 016E 02EA 016F 0B6D 0170 0406 0171 02EB 0172 0B70 0173 02F2	; take t WHICH_DI GOCW RLDCW	ations wime and  R BTFSC GOTO GOTO  BCF MOVLW MOVWF CALL  MOVF MOVF MOVF MOVF MOVF MOVF MOVF MOV	limit the minim  FLAGS,DIR GOCCW GOCW  PORTB,PWMCCW 64H CYCLES CALCTIMES  HI,0 HI_T LO,0 LO_T  PORTB,PWMCW HI_T,1 CWHI PORTB,PWMCW LO_T,1 CWLO CYCLES,1	CHECK THE DIRECTION FLAG  CHECK THE DIRECTION FLAG  DO CCW PULSES FOR 1  DO CW PULSES FOR 0   SET THE BRIDGE FOR CW MOVE  SET UP CYCLES COUNTER FOR 100 PULSES  CALCULATE THE HI AND LO TIMES  RE LOAD THE HI TIMER  WITH THE CALCULATED TIME  RE LOAD THE LO TIMER  WITH THE CALCULATED TIME  TAG THE WATCHDOG TIMER  SET THE CLOCKWISE PWMBIT HIGH  DECREMENT THE HI USEC. COUNTER  DO ANOTHER LOOP  SET THE CLOCKWISE PWM BIT LOW  DECREMENT THE LO USEC. COUNTER  DO ANOTHER LOOP  DECREMENT THE NUMBER OF CYCLES LEFT

# **Intelligent Remote Positioner**

		GOCCW				
0176	0406		BCF	PORTB,PWMCW	;	SET THE BRIDGE FOR CCW MOVE
0177	0C64		MOVLW	64H	;	
0178	0032		MOVWF	CYCLES	;	SET UP CYCLE COUNTER FOR 100 PULSES
0179	0943		CALL	CALCTIMES	;	CALCULATE THE HI AND LO TIMES
		RLDCCW				
017A	0207		MOVF	HI,0	;	RE LOAD THE HI TIMER
017в	002A		MOVWF	HI_T	;	WITH THE CALCULATED TIME
017C	0208		MOVF	LO,0	;	RE LOAD THE LO TIMER
017D	002B		MOVWF	LO_T	;	WITH THE CALCULATED TIME
017E	0004		CLRWDT		;	TAG THE WATCHDOG
		CCWHI				
017F	0526	CCWHI	BSF	PORTB, PWMCCW	;	SET THE COUNTERCLOCKWISE PWM BIT HIGH
	0526 02EA	CCWHI	BSF DECFSZ	PORTB, PWMCCW		SET THE COUNTERCLOCKWISE PWM BIT HIGH DECREMENT THE HI USEC. COUNTER
0180		CCWHI		-	;	
0180 0181	02EA 0B7F	CCMTO	DECFSZ	HI_T,1	;	DECREMENT THE HI USEC. COUNTER
0180 0181	02EA		DECFSZ	HI_T,1	;	DECREMENT THE HI USEC. COUNTER
0180 0181 0182	02EA 0B7F		DECFSZ GOTO	HI_T,1 CCWHI	; ;	DECREMENT THE HI USEC. COUNTER DO ANOTHER LOOP
0180 0181 0182 0183	02EA 0B7F		DECFSZ GOTO BCF	HI_T,1 CCWHI PORTB,PWMCCW	;;;	DECREMENT THE HI USEC. COUNTER DO ANOTHER LOOP SET THE COUNTERCLOCKWISE PWM BIT LOW
0180 0181 0182 0183 0184	02EA 0B7F 0426 02EB		DECFSZ GOTO BCF DECFSZ	HI_T,1 CCWHI PORTB,PWMCCW LO_T,1	;;;;	DECREMENT THE HI USEC. COUNTER DO ANOTHER LOOP  SET THE COUNTERCLOCKWISE PWM BIT LOW DECREMENT THE LO USEC. COUNTER
0180 0181 0182 0183 0184 0185	02EA 0B7F 0426 02EB 0B82		DECFSZ GOTO BCF DECFSZ GOTO	HI_T,1 CCWHI PORTB,PWMCCW LO_T,1 CCWLO	;;;;;	DECREMENT THE HI USEC. COUNTER DO ANOTHER LOOP  SET THE COUNTERCLOCKWISE PWM BIT LOW DECREMENT THE LO USEC. COUNTER DO ANOTHER LOOP
0180 0181 0182 0183 0184 0185	02EA 0B7F 0426 02EB 0B82 02F2 0B7A		DECFSZ GOTO BCF DECFSZ GOTO DECFSZ	HI_T,1 CCWHI  PORTB,PWMCCW LO_T,1 CCWLO CYCLES,1	;;;;;;	DECREMENT THE HI USEC. COUNTER DO ANOTHER LOOP  SET THE COUNTERCLOCKWISE PWM BIT LOW DECREMENT THE LO USEC. COUNTER DO ANOTHER LOOP DECREMENT THE NUMBER OF CYCLES LEFT

### ;\*\*\*\*\*\*\*\* START VECTOR \*\*\*\*\*\*\*\*\*\*\*\*

	CLRREG			;INITIALIZE REGISTERS
0188 0C0B		MOVLW	0BH	; SET PORT A FOR 3 INPUTS AND
0189 0005		TRIS	PORTA	; AN OUTPUT
018A 0C1C		MOVLW	1CH	; SET PORT B FOR INPUTS AND OUTPUTS
018B 0006		TRIS	PORTB	; THIS SETTING FOR SENDING TO A/D
018C 0040		CLRW		; CLEAR THE W REGISTER
018D 0002		OPTION		; STORE THE W REG IN THE OPTION REG
018E 0C08		MOVLW	08H	; STARTING REGISTER TO ZERO
018F 0024		MOVWF	FSR	i
	GCLR			
0190 0060		CLRF	00	i
0191 03E4		INCFSZ	FSR	; SKIP AFTER ALL REGISTERS
0192 0B90		GOTO	GCLR	; HAVE BEEN INITIALIZED
0193 0A50		GOTO	BEGIN	; START AT THE BEGINING OF THE PROGRAM
		ORG	01FF	;
01FF 0B88		GOTO	CLRREG	; START VECTOR

END

Errors : 0
Warnings : 0



# **AN590**

### A Clock Design Using the PIC16C54 for LED Displays and Switch Inputs

#### INTRODUCTION

The purpose of this application note is to design a clock while multiplexing the features as much as possible, allowing the circuit to use the 18-pin PIC16C54. Other devices in the Microchip Technology Inc. line expand on this part, making it a good starting point for learning the basics. This design is useful because it utilizes every pin for output and switches some of them to inputs briefly to read the keys. For a more extensive clock design, consult application note AN529.

#### THE DESIGN

This design is a simple time of day clock incorporating four seven-segment LED displays and three input switches. There is also an additional reset switch that would not normally be incorporated into the final design. The schematic is illustrated in Figure 1.

#### CONNECTIONS

The individual segments of each display are connected together, A-A-A-A, B-B-B-B, etc. The displays are numbered from the right, or least significant digit. The second display from the right is flipped upside down to align its decimal with the third display, creating the center clock colon. Therefore the segments are not tied together evenly straight across on the board, but must compensate for the change in one display's orientation. The common cathode for each display is turned on with transistors connected to the four I/O lines of Port A. The connections are RA0-CC4/Digit4, RA1-CC3/Digit3, RA2-CC2/Digit2, RA3-CC1/Digit1. A low output turns on the PNP transistor for the selected display. The Port B pins activate the LED segments. For this design only the center colon decimal points were connected. The connections are RB0-dp, RB1-A, RB2-B, RB3-C...RB7-G.

The switches are also connected to Port B I/O pins. Port B pins RB1, RB2, and RB3 are pulled low with 10K ohm resistors. This value is high enough to not draw current away from the LEDs when they are being driven on. Inputs are detected by pulling the pins high with a switch to VDD through 820 ohm resistors. This value is low enough to pull the pin high quickly when the outputs have been turned off, and to create a 90% of VDD high input.

#### **OPERATION**

#### **Switches**

When no buttons are pressed, the circuit will display the current time, starting at 12:00 on reset. Pressing SW1 will cause seconds to be displayed. The time is set by pressing SW2 to advance minutes, and SW3 to advance hours. Since each of the segments are tied together across all displays, only one display should be turned on at a time, or all displays turned on would display duplicate data. The displays are turned on right to left, with each display's value being output its turn. This is done fast enough so that there is no perceived flicker. The switches are read between display cycles.

#### **Timing**

The PIC16CXX prescaler is assigned to the RTCC as a 1:16 divide. The RTCC pin is tied low since it is not used. The OPTION Register is loaded with 03h to initialize this prescaler set up. The software is written with timing based on a 4.000mhz crystal. The instruction clock is 1.000 MHz after the internal divide by four. The 8-bit RTCC register rolls over every 256 cycles, for a final frequency of 244.1406 Hz. (exactly a 4.096 ms period) A variable named sec\_nth is used to count 244 roll-overs of the RTCC for one second. The benefit of keeping time with a nth variable is that it can be written to as needed to adjust time in "nths" of a second, allowing almost any odd crystal frequency to be used. Simply determine the best prescale and "nth" divider, and compute the "nth" adjustment needed for each minute, hour, twelve hour roll-over. Time can be kept accurately to two "nths" a day (an "nth" is 1/244 of a second in this case). In this circuit, 9 "nths" are subtracted each minute, 34 "nths" are added each hour, and 6 "nths" subtracted every twelve hour roll-over. This leaves a computed error of 1.5 seconds/ year except for crystal frequency drift. Another possible solution is to initialize the RTCC to some value that causes a roll-over at a predetermined time interval. Writing to the RTCC causes two clock cycles to be missed while clock edges realign, which would have to be accounted for. This is described in the Microchip Data Book.

### **Displays**


The program contains portions of code that act as a display driver. A variable exists for each of the four displays. A hex value from 0 to 9 can be written to these variables and they will be converted to display code and output to the displays. Only one display is actually on at a time, and its code is output into it in its turn. Another section of code takes the seconds, minutes, or hours value and separates it into the two digits needed for each display. In other words, 48 seconds would be separated into a "4" and an "8" and written to the appropriate display variable. The displays used were common cathode and turned on with transistors to avoid trying to sink too much current into the PIC16CXX. A display is enabled with a zero at the appropriate pin. 100 ohm

resistors were used in series with the segments to obtain the desired brightness. Different values may be required if different displays are used. Since the displays are each on less than one fourth of the time, the resistor value must be low enough to compensate for the needed forward current.

#### CONCLUSION

The instruction execution speed of the PIC16C54 (and the rest of the PIC16/17 series) allows many functions to be implemented on a few pins by multiplexing them in software. User inputs, Real Time Clock Counter, and multiple LED displays are all accommodated with little or no sacrifice in functionality.

#### FIGURE 1: TIME OF DAY CLOCK USING PIC16C54



Author: Dan Matthews

Corporate Applications Manager

```
-LOC LINE SOURCE TEXT
       0001 list P = 16C54
       0002;
       0004 ;
                                Clock
       0006;
       0007;
                            PROGRAM DESCRIPTION
       0008;
       0009 ; This program runs on a PIC16C54.
       0010;
       0011;
                                  Hardware Description
       0012 ;
       0013; DISPLAYS
       0014 ; Four 7 segment displays are multiplexed. The segments are tied together,
       0015 ; with the common cathode pins broken out separately. The display appears
       0016; as a clock with a center semicolon ( 88:88 ). The segments are assigned
       0017 ; to Port B, with the semicolon being RBO, and segments A through F
       0018 ; assigned as RB1 to RB7 respectively.
       0019; The four common cathodes are activated by the four Port A pins through
             transistors. RAO for Digit4, RA1/Digit3, RA2/Digit2... through Digit4,
       0020;
       0021 ; with Digit1 being in the rightmost position. The center semicolon is
       0022;
             made from the decimals of LED 2 and 3.
       0023 ; Digit2 is turned upside down to put its decimal into position,
       0024;
             but it is wired with a corrected A-F assignment to compensate. Both \,
       0025;
             decimals are tied together at RBO, but the display cathodes are still
             separate. Activating the decimal for digit2 AND 3 will turn on the
       0026;
       0027 ; center colon.
       0028 ;
       0029 ;
             SWITCHES
       0030 ;
             Because all twelve I/O pins are already used for the muxed displays,
       0031; eight for segments and four for digit selection, the three switches must
             be read alternatingly through software. The switches lie
       0033 ; across Port B pins, which are changed to inputs momentarily during read
       0034 ;
             and changed back to outputs during display. Enough series resistance
       0035;
             must be used to prevent turning on or shorting segments during display
             cycles if a switch is pressed.
       0037;
       0038 ; SW1-displays seconds, SW2-advances minutes,
       0039 ; SW3-advances hours, (none)-displays time
       0040;
       0042 ;
       0043 ;
01FF
       0044 PIC54
                            H'01FF'; start address if used in a PIC16C54
                     equ
       0045 PIC56
                           H'03FF';
03FF
                    equ
       0046
0000
       0047 POINTER
                     equ
                            H'00'
                                   ; address location f0 is an indirect address pointer
0001
       0048 RTCC
                            H'01'
                                   ; address of RTCC clock value
                     equ
0002
       0049 PC
                     equ
                            H'02'
                                     program counter
0003
       0050 STATUS
                     equ
                            H'03'
                                  ; F3 Reg is STATUS Reg.
0004
       0051 FSR
                           H'04' ; F4 is File Select Register, address POINTER will direct to.
                     equ
       0052
                           \mbox{H'05'} ; 7 segment Display Common Cathodes \mbox{H'06'} ; Muxed Display Segments (Switches when inputs)
0005
       0053 PORT_A
0006
       0054 PORT_B
                     equ
       0055
       0056
                                   ; STATUS REG. Bits
0000
       0057 CARRY
                                   ; Carry Bit is Bit.0 of F3
0000
       0058 C
                     equ
                            0
0001
       0059 DCARRY
0001
       0060 DC
                     equ
                            1
0002
       0061 Z bit
                                   ; Bit 2 of F3 is Zero Bit
                     equ
0002
       0062 Z
                     equ
0003
       0063 P DOWN
                     equ
                            3
0003
       0064 PD
                     equ
                            3
0004
       0065 T OUT
                     equ
0004
       0066 TO
                     equ
                            4
0005
       0067 PA0
                     equ
                                   ;16C5X Status bits
```

```
0006
       0068 PA1
                       equ
                               6
                                            ;16C5X Status bits
0007
       0069 PA2
                                            ;16C5X Status bits
                       equ
       0070
007E
       0071 ZERO
                               H'7E'
വവവ
       0072 ONE
                               H'OC'
                       equ
00B6
       0073 TWO
                               H'B6'
                       equ
009E
       0074 THREE
                       equ
                               H'9E'
00CC
       0075 FOUR
                               H'CC'
                       equ
00DA
       0076 FIVE
                       equ
                               H'DA'
00FA
       0077 STX
                               H'FA'
                                            ; coding of segments for display (PORT_B)
000E
       0078 SEVEN
                       equ
                               H'OE'
3700
       0079 EIGHT
                               H'FE'
                       equ
OOCE
       0080 NINE
                       equ
                               H'CE'
0000
       0081 BLANK
                       equ
                               H'00'
       0082
       0083
                                            ; timer variables start at a number that allows
       0084
                                            ; rollover in sync with time rollover, i.e. seconds
       0085
                                            ; starts at decimal 196 so that sixty 1-second
                                                increments causes 0.
000C
       0086 MAXNTHS
                       equ
                               D'12'
                                            ; initialization constants for timer count up
00C4
       0087 MAXSECS
                       equ
                               D'196'
                                                  see variable explanations for more info
00C4
       0088 MAXMINS
                               D'196'
                       equ
00F4
       0089 MAXHRS
                               D'244'
                       equ
       0090 MINHRS
00F3
                               D'243'
                       equ
0009
       0091 ADJMIN
                               D'9'
                                            ; number of nths to be subtracted each minute for
                       equ
                                               accuracy
0022
       0092 ADJHR
                               D'34'
                                            ; nths added each hour for accurate time
                       equ
                                            ; nths subtracted each 1/2 day rollover
0006
       0093 ADJDAY
                               D'6'
                       equ
       0094;
OOFE
       0095 DISP4
                               B'11111110'
                       equ
00FD
       0096 DISP3
                               B'11111101'
                                            ; Mapping of Active Display Selection (PORT_A)
                       equ
00FB
       0097 DISP2
                               B'11111011'
                                            ; displays are active low
                       equ
00F7
       0098 DISP1
                               B'11110111'
                       eau
00FF
       0099 DISPOFF
                                            ; turns all displays off when written to PORT_A
                       equ
000E
       0100 SWITCH
                               B'00001110' ; Used in tris B to set RB1-3 for switch inputs
                       equ
       0101
       0102
                                            ; Flag bit assignments
0000
       0103 SEC
                                            ; update time display values for sec, min, or hours
                       equ
       0104 MIN
                               H'1'
                       equ
0002
       0105 HRS
                               H'2'
                       equ
       0106 CHG
                                            ; a change has occurred on a switch or a display
                       equ
0004
       0107 SW1
                       equ
                               H'4'
                                            ; Flag bit assignments - switches that are on = 1
0005
       0108 SW2
                               H'5'
                                            ; SW1 is Seconds-minutes, SW2-hours, SW3-mode
                       equ
0006
       0109 SW3
                               H'6'
                       equ
0007
       0110 SW_ON
                               H′7'
                                            ; indicates a switch has been pressed
                       equ
       0111
       0112
                                            ; RAM VARIABLES
       0113 ;
                       equ
                               H'08'
                                            ; not used
0009
       0114 flags
                               H'09'
                                            ; bits:0-SEC,1-MIN,2-HRS,3-CHG,4-SW1,5-SW2,6-SW3,7-SW_ON
                       equ
000B
       0115 display
                       equ
                               H'0B'
                                            ; SW_ON variable location - which display to update
000C
       0116 digit1
                       equ
                               H'0C'
                                            ; Rightmost display value
000D
       0117 digit2
                               H'0D'
                                            ; Second display from right
                       equ
000E
       0118 digit3
                               H'0E'
                                            ; Third
                       equ
000F
       0119 digit4
                               H'0F'
                                            ; Fourth (and Leftmost)
                       equ
0010
       0120 sec_nth
                               H'10'
                                            ; seconds, fractional place
                       equ
0011
       0121 seconds
                               H'11'
                                            ; seconds
                       equ
0012
       0122 minutes
                       equ
                               H'12'
                                            ; minutes
       0123 hours
0013
                               H'13'
                                            ; hours
                       equ
0014
       0124 var
                       equ
                               H'14'
                                            ; variable for misc math computations
0015
       025 count
                       equ
                               H'15'
                                            ; loop counter variable
       0126
                                            :************
       0127
       0128
       0129
                                               Initialize Ports all outputs, blank display
       030
```

```
OBJECT
-TiOC
      CODE LINE SOURCE TEXT
0000
      0C03
           0131 START
                         movlw
                                 H'03'
                                               ; set option register, transition on clock,
0001
      0002 0132
                         option
                                               ; Prescale RTCC, 1:16
                         0133
0002
      0000
           0134
                         movlw
                                 Ω
0003
      0005
           0135
                         tris
                                 PORT A
                                               ; Set all port pins as outputs
0004
      0006
           0136
                         tris
                                  PORT B
                                 BLANK
0005
      0000
           0137
                         movlw
0006
      0026
                         movwf
                                 PORT B
                                               ; Blank the display
           0138
                                               ; page zero in case this is a higher PIC version
0007
      04C3
           0139
                         bcf
                                  STATUS, PA1
0008
      04A3
           0140
                         bcf
                                 STATUS, PA0
           0141
                                               ; initialize variables
            0142
0009
      0C01
                         movlw
                                 H'01'
           0143
                                 RTCC
                                               ; set RTCC above zero so initial wait period occurs
A000
      0021
           0144
                         movwf
000B
      0CF7
                         movlw
                                 DISP1
           0145
000C
      002B
                                 display
                                               ; initializes display selected to first display.
           0146
                         movwf
      0C00
                                               ; put all displays to blank, no visible segments
000D
           0147
                         movlw
                                 BLANK
000E
      002C
           0148
                                 digit1
                         movwf
      002D
000F
           0149
                         movwf
                                 digit2
0010
      002E
           0150
                                 digit3
                         movwf
0011
      002F
           0151
                         movwf
                                 digit4
0012
      0C0C
           0152
                         movlw
                                 MAXNTHS
                                               ; set timer variables to initial values
0013
      0030
           0153
                                 sec_nth
                         movwf
0014
      0CC4
           0154
                         movlw
                                 MAXSECS
      0031
           0155
                         movwf
                                 seconds
0016
      0CC4
           0156
                         movlw
                                 MAXMINS
      0032
                         movwf
                                 minutes
0018
      0CFF
           0158
                         movlw
                                               ; hours start at 12 which is max at FF
      0033
                         movwf
                                 hours
001A
      0C00
           0160
                         movlw
001B
     0029
                         movwf
                                 flags
                                               ; clear the flags variable
001C 0004
           0162
                         clrwdt
                                               ; clear WatchDog Timer, must be within every 18ms
            0163
            0164
            0165 MAIN
            0166
            0167
                                                  wait for RTCC to roll-over
            0168 RTCC_FILL
                         movf
001D 0201
           0169
                                 RTCC,0
001E
      0743
           0170
                         btfss
                                 STATUS, Z
                                               ; note, RTCC is left free running
001F
      0A1D
           0171
                         goto
                                 RTCC_FILL
            0172
0020
      03F0
           0173
                         incfsz sec_nth,1
                                               ;add 1 to nths, n X nths = 1 sec, n is based on prescaler
0021
      0A54
           0174
                         goto
                                 TIME_DONE
0022
      0004
           0175
                         clrwdt
0023
      0C0C
           0176
                         movlw
                                 MAXNTHS
0024
      0030 0177
                         movwf
                                 sec_nth
                                               ; restore sec_nths variable for next round
            0178
            0179 CHECK SW
0025
      07E9
           0180
                         btfss
                                 flags,SW_ON
                                              ; if no switches pressed, bypass this
0026
      0A3C
           0181
                         goto
                                 SET_TIME
0027
      0689
           0182
                         btfsc
                                flags,SW1
0028
      0A3C
           0183
                         goto
                                SET TIME
                                               ; if seconds display is pressed, do not change time
0029
      0CC4
           0184
                         movlw
                                MAXSECS
002A
      0031
           0185
                         movwf
                                seconds
                                               ; reset seconds to zero when setting clock
002B
      0C7F
           0186
                         movlw
                                H'7F'
002C
      0030
           0187
                         movwf
                                sec_nth
                                               ; advance second timer 1/2 second to speed setting
002D
      07A9
           0188
                         btfss
                                flags,SW2
002E
      0A35
           0189
                         goto
                                HOURSET
                                               ; if minutes do not need changing, check hours
002F
      0CAF
           0190
                         movlw
                                H'AF'
0030
      0030
           0191
                         movwf
                                sec nth
                                               ; advances timer faster when setting minutes
0031
      03F2
           0192
                         incfsz minutes,1
                                               ; advances minutes 1
0032
      0A35
           0193
                         goto
                                HOURSET
                               MAXMINS
0033
      0CC4 0194
                         movlw
0034
      0032 0195
                                               ; if minutes roll over to zero, reinitialize
                         movwf minutes
                                                    minutes
            0196
```

0035	06A9	0197	HOURSET btfsc	flags,SW2		
	0A60	0198	goto	CHECK_TIME		if not changing hours (changing minutes)
0030	UAUU	0170	9000	CHECK_I IME		
0000	0.252	0100		, ,		skip this
	03F3	0199		hours,1	,	advance hours 1
	0A60	0200	goto	CHECK_TIME		
0039	0CF4	0201	movlw	MAXHRS	;	if hours rolls over to zero, reinitialize
003A	0033	0202	movwf	hours		
003B	0A60	0203	goto	CHECK_TIME	;	skip time keeping, go to display changes
		0204	_		;	
			SET_TIME			
0020	0509	0206	bsf	flags,SEC		indicator records if displayed should be
0030	0509	0206	DSI	llags, SEC		indicates seconds, if displayed, should be
					;	-
	0569	0207	bsf	flags,CHG		inicates a flag change was made.
	03F1	0208	incfsz	seconds,1	;	add 1 to seconds
003F	0A54	0209	goto	TIME_DONE		
0040	0CC4	0210	movlw	MAXSECS		
		0211	movwf	seconds	;	restore seconds variable for next round
0011	0001	0212		becomab	;	Toboole bedoned variable for helle found
0042	0.5.20		baf	flows MIN		minutes if displayed should be undeted
	0529		bsf	flags,MIN		minutes, if displayed, should be updated
		0214	bsf	flags,CHG	;	indicates a flag change was made
0044	0C09	0215	movlw	ADJMIN		
0045	00B0	0216	subwf	sec_nth,1	;	accuracy adjustment, do not go below 0
0046	03F2	0217	incfsz	minutes,1		add 1 to minutes
	0A54		goto	TIME_DONE		
			_	MAXMINS		
	0CC4					
0049	0032	0220	movwf	minutes		restore minutes variable for next hour
					;	countdown
		0221			;	
004A	0549	0222	bsf	flags,HRS	;	hours, if displayed, should be updated
004B	0569	0223	bsf	flags,CHG		indicates a flag change was made
	0C22	0224	movlw	ADJHR		
						-333-3 -34
	01F0	0225	addwf	sec_nth,1		add needed adjustment to nths for each hour
	03F3	0226	incfsz	hours,1	;	add 1 to hours
004F	0A54	0227	goto	TIME_DONE		
0050	0CF4	0228	movlw	MAXHRS		
0.051	0033	0229	movwf	hours	;	restore hours variable for next round
	0C06	0230	movlw			
	00B0	0231	subwf			subtraction adjustment for each 1/2 day rollover
			Subwi	sec_nth,1		subtraction adjustment for each 1/2 day forfover
		0232		sec_ntn,1	;	subtraction adjustment for each 1/2 day fortover
		0232 0233	TIME_DONE		;	
	0769	0232		flags,CHG	;	if no switches or potentially dislayed
		0232 0233	TIME_DONE		;	if no switches or potentially dislayed
0054	0769	0232 0233 0234	TIME_DONE btfss	flags,CHG	; ;	if no switches or potentially dislayed numbers
		0232 0233 0234 0235	TIME_DONE		; ; ;	if no switches or potentially dislayed numbers
0054	0769	0232 0233 0234 0235 0236	TIME_DONE btfss	flags,CHG	;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same
0054	0769	0232 0233 0234 0235 0236 0237	TIME_DONE btfss	flags,CHG	; ; ;	if no switches or potentially dislayed numbers were changed, then leave the display same
0054	0769	0232 0233 0234 0235 0236 0237 0238	TIME_DONE btfss	flags,CHG	;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same
0054	0769	0232 0233 0234 0235 0236 0237	TIME_DONE btfss	flags,CHG	; ; ; ;	if no switches or potentially dislayed numbers were changed, then leave the display same if seconds button was pushed display
0054	0769	0232 0233 0234 0235 0236 0237 0238	TIME_DONE btfss	flags,CHG	;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same if seconds button was pushed display
0054	0769	0232 0233 0234 0235 0236 0237 0238	TIME_DONE btfss	flags,CHG	; ; ; ;	if no switches or potentially dislayed numbers were changed, then leave the display same if seconds button was pushed display
0054 0055	0769 0A91	0232 0233 0234 0235 0236 0237 0238 0239	TIME_DONE btfss goto CHECK_SECONDS	flags,CHG	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same if seconds button was pushed display
0054 0055 0056 0057	0769 0A91 0789 0A60	0232 0233 0234 0235 0236 0237 0238 0239	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto	flags,CHG CYCLE flags,SW1 CHECK_TIME	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same if seconds button was pushed display seconds if seconds button not pressed, skip this
0054 0055 0056 0057	0769 0A91 0789	0232 0233 0234 0235 0236 0237 0238 0239	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto	flags,CHG CYCLE flags,SW1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds
0054 0055 0056 0057 0058	0769 0A91 0789 0A60 0C00	0232 0233 0234 0235 0236 0237 0238 0239 0240 0241 0242	TIME_DONE btfss goto CHECK_SECONDS btfss goto movlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00'	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)
0054 0055 0056 0057	0769 0A91 0789 0A60	0232 0233 0234 0235 0236 0237 0238 0239	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto	flags,CHG CYCLE flags,SW1 CHECK_TIME	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds
0054 0055 0056 0057 0058	0769 0A91 0789 0A60 0C00	0232 0233 0234 0235 0236 0237 0238 0239 0240 0241 0242	TIME_DONE btfss goto CHECK_SECONDS btfss goto movlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00'	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)
0054 0055 0056 0057 0058 0059	0769 0A91 0789 0A60 0C00	0232 0233 0234 0235 0236 0237 0238 0239 0240 0241 0242	TIME_DONE btfss goto CHECK_SECONDS btfss goto movlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00'	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds
0054 0055 0056 0057 0058 0059	0769 0A91 0789 0A60 0C00	0232 0233 0234 0235 0236 0237 0238 0239 0240 0241 0242	TIME_DONE btfss goto CHECK_SECONDS  btfss goto movlw movwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds
0054 0055 0056 0057 0058 0059	0769 0A91 0789 0A60 0C00 002D 002E 002F	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243	TIME_DONE btfss goto CHECK_SECONDS  btfss goto movlw movwf movwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds
0054 0055 0056 0057 0058 0059 005A 005B	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movwf movwlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes
0054 0055 0056 0057 0058 0059 005A 005B	0769 0A91 0789 0A60 0C00 002D 002E 002F	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243	TIME_DONE btfss goto CHECK_SECONDS  btfss goto movlw movwf movwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243 0244 0245 0246 0247	TIME_DONE btfss goto CHECK_SECONDS btfss goto movlw movwf movwf movwf movwlw subwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movwf movwlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243 0244 0245 0246 0247	TIME_DONE btfss goto CHECK_SECONDS btfss goto movlw movwf movwf movwf movwlw subwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex value seconds
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243 0244 0245 0246 0247	TIME_DONE btfss goto CHECK_SECONDS btfss goto movlw movwf movwf movwf movwlw subwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091	0232 0233 0234 0235 0236 0237 0238 0239 0241 0242 0243 0244 0245 0246 0247	TIME_DONE btfss goto CHECK_SECONDS  btfss goto movlw movwf movwf movwf movwf movwf movlw subwf movwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds 1st digit variable temporarily holds hex value seconds done updating display variables in hex
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091	0232 0233 0234 0235 0236 0237 0238 0239 0240 0241 0242 0243 0244 0245 0246 0247	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movwf movwlw subwf movwf goto	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds 1st digit variable temporarily holds hex value seconds done updating display variables in hex
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091 002C 0A69	0232 0233 0234 0235 0236 0237 0248 0249 0241 0242 0243 0244 0245 0246 0247 0248	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movuh subwf movwf goto CHECK_TIME	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1 SPLIT_HEX	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds 1st digit variable temporarily holds hex value seconds done updating display variables in hex
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D 005E	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091 002C 0A69	0232 0233 0234 0235 0236 0237 0238 0249 0241 0242 0243 0244 0245 0246 0247 0248	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movulw subwf movwf goto  CHECK_TIME movlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1 SPLIT_HEX H'00'		if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1) digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex value seconds done updating display variables in hex
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091 002C 0A69	0232 0233 0234 0235 0236 0237 0248 0249 0241 0242 0243 0244 0245 0246 0247 0248	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movuh subwf movwf goto CHECK_TIME	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1 SPLIT_HEX	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex value seconds done updating display variables in hex  zero out tens places in case there is no tens
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D 005E	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091 002C 0A69 0C00 002F	0232 0233 0234 0235 0236 0237 0240 0241 0242 0243 0244 0245 0246 0247 0248 0250 0251 0252	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movwf movlw subwf goto  CHECK_TIME movlw movwf	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1 SPLIT_HEX H'00' digit4		if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex value seconds done updating display variables in hex  zero out tens places in case there is no tens
0054 0055 0056 0057 0058 0059 005A 005B 005C 005D 005E	0769 0A91 0789 0A60 0C00 002D 002E 002F 0CC4 0091 002C 0A69	0232 0233 0234 0235 0236 0237 0238 0249 0241 0242 0243 0244 0245 0246 0247 0248	TIME_DONE btfss goto  CHECK_SECONDS  btfss goto movlw movwf movwf movwf movulw subwf movwf goto  CHECK_TIME movlw	flags,CHG CYCLE  flags,SW1 CHECK_TIME H'00' digit2 digit3 digit4 MAXSECS seconds,0 digit1 SPLIT_HEX H'00'	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	if no switches or potentially dislayed numbers were changed, then leave the display same  if seconds button was pushed display seconds  if seconds button not pressed, skip this zero time display variables except seconds (digit1)  digit1 used to temporarily hold hex seconds or minutes  subtract initialized preset to get actual seconds lst digit variable temporarily holds hex value seconds done updating display variables in hex  zero out tens places in case there is no tens

0063	0CF3	0255	movlw	MINHRS	
0064	0093	0256	subwf	hours,0	; subtract initialized preset to get actual
0001	0033	0230	Dabwi	11041570	; hours
0065	002E	0257		4:4:+2	
0065	UUZE	0257	movwf	digit3	; 3rd digit variable temporarily holds hex
			_		; value for hours
0066	0CC4	0258	movlw	MAXMINS	
0067	0092	0259	subwf	minutes,0	; subtract initialized preset to get actual
					; minutes
0068	002C	0260	movwf	digit1	; 1st digit temporarily holds hex value for
				. 3 .	; minutes
		0261			i
					•
		0262			; note digit variables are used for temp
					; variables and final display variables
		0263			;
		0264 SPI	JIT_HEX		; split into two hex display variables and
					; write
		0265			;
0069	0C02	0266	movlw	H'02'	
	0035	0267	movwf	count	; convert each number - seconds - or minutes
OUUA	0033	0207	IIIOVWI	Counc	
					; and hours
		0268			
		0269			;1st time through, FSR = digit1, 2nd time FSR =
					; digit3
006B	0C0C	0270	movlw	digit1	
	0024	0271	movwf	FSR	; address of digit1 into File Select Register
0000	0024	0271	IIIOVWI	PBK	
0065	0.7.17.0	0000		T.000	; prepares POINTER
006D	0A70	0272	goto	LOOP	; this loop is used to modify the minutes/
					; seconds place
		0273			;
006E	0C0E	0274 LO	DP2 movlw	digit3	
006F	0024	0275	movwf	FSR	; this loop is used to modify the hours place
		0276			;
			ND		,
0000	0003	0277 LO		7/10/	
	0C0A	0278	movlw	D'10'	
0071	00A0	0279	subwf	POINTER,1	; find out how many tens in number,
0072	0603	0280	btfsc	STATUS,C	; was a borrow needed?
0073	0A76	0281	goto	INCREMENT_10S	; if not, add 1 to tens position
0074	01E0	0282	addwf	POINTER,1	; if so, do not increment tens place, add ten
					; back on
0075	0373	0000		MINUM DIGIM	/ Dack on
0075	0A7A	0283	goto	NEXT_DIGIT	
		0284			i
		0285 INC	CREMENT_10S		
0076	02A4	0286	incf	FSR,1	; bump address pointed to from 1s positoion to
					; 10s
0077	02A0	0287	incf	POINTER, 1	; add 1 to 10s position as determined by
				•	; previous subtract
0078	00E4	0200	doaf	ECD 1	
0076	0064	0288	decf	FSR,1	; put POINTER value back to 1s place for next
					; subtraction
0079	0A70	0289	goto	LOOP	; go back and keep subtracting until finished
		0290			;
		0291 NEX	T_DIGIT		
007A	02F5	0292	decfsz	count,1	
007B	0A6E	0293	goto	LOOP2	; after splitting minutes into two places, go
00.2	01102	0233	3000	20012	; split hours
		0004			
		0294			;
		0295 CON	IVERT_HEX_TO_	DISPLAY	; converts digit variables to decimal display
					; code
007C	0C0C	0296	movlw	digit1	
007D	0024	0297	movwf	FSR	; put the address of the digit1 into the FSR to
	-	-	- · · · <del>-</del>		; enable POINTER
በበማቱ	0C04	0298	movlw	H'04'	. Clause Formation
007F	0035	0299	movwf	count	; prepare count variable to loop for all four
					; displays
		0300 NEX	T_HEX		
0800	0200	0301	movf	POINTER, 0	; get the hex value of the current digit vari
					; able
0081	09C3	0302	call	RETURN_CODE	; call for the hex to segment display code
0001	0,00	0002	Juli		; conversion
0000	0000	0202	E	DOTMER	
0082	0020	0303	movwf	POINTER	; put the returned display code into the digit

0000	0074	0004		man 1	; variable
0083	02A4	0304	incf	FSR,1	; increment the pointer to the next digit
0004	02F5	0305	decfsz	count,1	<pre>; address ; allow only count(4) times through loop</pre>
0085	02F3	0306	goto	NEXT_HEX	/ allow only count(4) times through roop
0005	01100	0307	3000	.,	;
		0308 FIX_D	ISPLAY		
0086	0C7E	0309	movlw	ZERO	
0087	008F	0310	subwf	digit4,0	; check to see if left digit is a zero, if so
					; blank it out
0088	0743	0311	btfss	STATUS, Z	
0089	0A8C	0312	goto	FIX_SEC	
A800	0C00	0313	movlw	BLANK	
008B	002F	0314	movwf	digit4	
		0315		53	
008C	0789	0316 FIX_S	EC btiss	flags,SW1	; if seconds are displayed, blank the third
0000	0300	0217		GIRAR DIAGG	; display too
008D 008E	0A8F 002E	0317	goto	CLEAR_FLAGS	
UUOE	002E	0318 0319	movwf	digit3	;
		0319 0320 CLEAR	FI.AGS		1
008F	0CF0	0320 CHEAR	movlw	H'F0'	
0090	0169	0322	andwf	flags,1	; clear the lower 4 flag bits to show updated
0050	0103	0322	arraw z	11430/1	; time status
		0323			1
		0324 CYCLE			
0091	0CFF	0325	movlw	DISPOFF	
0092	0025	0326	movwf	PORT_A	; Turn off LED Displays
0093	0C0E	0327	movlw	SWITCH	
0094	0006	0328	tris	PORT_B	; Set some port B pins as switch inputs
	0C0F	0329	movlw	H'OF'	
	0169	0330	andwf	flags,1	; reset switch flags to zero
0097	0000	0331	nop		; nop may not be needed, allows old outputs to
0098	0000	0332	nop		; bleedoff through 10k R before reading port
					; pins
0099	0000	0333	nop	DODE D 0	1 popm p 5
009A	0206	0334	movf	PORT_B,0	; read PORT_B for switch status
009B	0034	0335	movwf	var	<pre>; write switch status to temporary variable ; "var"</pre>
009C	0734	0336	btfss	var,1	; "var"
009D	0734 0AA1	0337	goto	SWITCH2	; indicate which switches are pressed in the
0000	071711	0337	9000	DWITCHE	; flags variable
009E	0569	0338	bsf	flags,CHG	1 11435 (4114516
009F	0589	0339	bsf	flags,SW1	
00A0	05E9	0340	bsf	flags,SW_ON	
00A1	0754	0341 SWITC	H2 btfss	var,2	
00A2	0AA6	0342	goto	SWITCH3	
00A3	0569	0343	bsf	flags,CHG	
00A4	05A9	0344	bsf	flags,SW2	
00A5	05E9	0345	bsf	flags,SW_ON	
00A6		0346 SWITCH		var,3	
00A7	0AAB	0347	goto	SETPORT	
8A00	0569	0348	bsf	flags,CHG	
00A9	05C9	0349	bsf	flags,SW3	
00AA	05E9	0350	bsf	flags,SW_ON	
O O A D	0000	0351 0352 SETPO	om moreles	ш/00!	; ; restore PORT_B as all outputs to displays
00AB		0352 36190	tris	H'00' PORT_B	/ Testore Fort_B as all outputs to displays
00AC		0354	movl		; blank display in preparation for next digit
- 51115					; cycle
00AE	0026	0355	movw	f PORT_B	*** * *
		0356		_	;
		0357			; determine which display needs updating and
					; cycle it on
00AF	070B	0358	btfs	s display,0	; if 1st display, get 1st digit value into w
00B0	020F	0359	movf	digit4,0	
00B1		0360	btfs		; if 2nd display, get 2nd digit
	020E	0361	movf		
00B3	074B	0362	btfs	s display,2	; if 3rd display, get 3rd digit

```
00B4 020D
           0363
                         movf
                               digit2,0
00B5 076B
           0364
                         btfss
                               display,3
                                             ; if 4th display, get 4th digit
     020C
                         movf
                               digit1,0
00B7
     0026
           0366
                         movwf PORT_B
                                             ; put the number in w out to display
     06F0
                         btfsc sec_nth,7
00B9 0506
           0368
                         bsf
                               PORT_B,0
                                             ; sets colon decimal on %50 duty using highest
                         movf display,0 movwf PORT_A
     020B
                                             ; get display needing cycle on
00BB
     0025
           0370
                                              ; enables proper display
00BC
     002B
                         movwf display
                                              ; enables display selected in last pass of
00BD
     036B
           0372
                               display,1
                                             ; rotate display "on" bit to next position
00BE
     050B
           0373
                         bsf
                               display,0
                                             ; assures a 1 on lowest position since rotated
                                                in carry is zero
00BF
     078B
           0374
                         btfss display,4
                                             ; check if last display was already updated
00C0 040B
                               display,0
                                              ; if it was, set display back to 1st (bit 0
                                                cleared)
00C1 0004
           0376
                         clrwdt
                                              ; this program pass completed normally, reset
                                                 watch dog
           0377
           0378
           0379
                         goto
00C2 0A1D
           0380
                               MAIN
           0381
           0382 RETURN_CODE
           0383
00C3 01E2
           0384
                         addwf PC.1
                                             ; the hex value in the display variable is
00C4 087E
           0385
                         retlw ZERO
                                             ; added to PC which causes a jump to return
                                                 its display code
00C5
     080C
           0386
                         retlw ONE
00C6
     08B6
           0387
                         retlw
                               TWO
00C7
     089E
           0388
                         retlw
                               THREE
00८8
     0800
           0389
                         retlw
                               FOUR
00C9
     08DA
           0390
                         retlw
                               FIVE
OOCA
     OSFA
           0391
                         retlw
                               STX
00CB
     080E
           0392
                         retlw
                               SEVEN
00CC 08FE
           0393
                         retlw
                               EIGHT
00CD 08CE
           0394
                         retlw NINE
           0395
           0396
           0397
                               PIC54
                                             ; reset location for this processor
                         org
Warning: Crossing page boundary - ensure page bits are set
                                             ; begin program execution at START label
01FF 0A00
          0398
                         goto START
           0399
           0400
                   END
           0401
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
00C0 : XXXXXXXXXXXXXX --
0180 : -----
All other memory blocks unused.
Warnings :
```

A Clock Design Using the PIC16C54 for LED Displays and Switc					:h Inputs	
OTES:						



# **AN529**


## Multiplexing LED Drive and a 4x4 Keypad Sampling

### INTRODUCTION

Many applications require driving LEDs along with an interface to a keypad. Implementing such designs usually involves using up significant amounts of the processors I/O lines. This application note describes a method which uses only 16 I/O pins of a PIC16C5X microcontroller to sample a 4x4 keypad matrix, and directly drive four 7 segment LEDs (see Figure 1). Direct drive of the LEDs is possible, because of the high sink and source capabilities of the PIC16C5X microcontroller, thus eliminating the use of external drive transistor, and resulting in reduced cost and complexity of the overall circuit.

Typically applications having LEDs and keypads also keep track of real time, in order to synchronize certain key events. An Industrial Clock/Timer example has been used in this application note as a demonstration of this technique. The software overhead to keep track of real time is minimal and the user can modify the code to significantly expand the functionality of this circuit.

FIGURE 1 - PIC16C5X INTERFACE TO A SEGMENT DISPLAY AND 4X4 KEYPAD



# PART A: 4X4 KEY MATRIX SAMPLING

#### Implementation

The 4x4 Key Matrix is connected to port C of the PIC16C5X (Figure 2a). The four columns are connected to RC0-RC3 and the four rows are connected to RC4-RC7. Each digit is refreshed every 20 ms. with a 5 ms pulse. The keypad is sampled every 20 ms with four  $3\,\mu s$  pulses (Figure 3).

The keypad sampling is as follows:


- The columns are connected to output pins, and the rows are connected to input pins.
- 2. Each column is sequentially driven to a low voltage while at the same instance the four rows are sampled. Since the rows are all held high with pull-up resistors, all four inputs will normally be high. If a key is pressed in a column which is at a low level, that low level will be conducted to the input pin through the closed key and the corresponding row will be sensed as a low.

- Before a new column is brought low, care should be taken to discharge the input pins (see code section for details)
- A 50 ms key debounce technique has been implemented in the software, in order to eliminate multiple key strokes.

#### Notes:

- Resistors R8-R11 and R12-R14 have been selected such that their ratio is 1:10. This will insure a 0.5 Volt level at the input, when a key is pressed. Also R8-R14 should have a value such that their current contribution to the LEDs segments is negligible.
- In circuits where there is substantial interference between the key matrix and the LED drive circuit, the alternative circuit (Figure 2b) should be utilized. Diodes in the path of all pins connected to the keypad insure that there is minimal interference from the keypad, when it is not being sampled.

#### FIGURE 2A - PIC16C5X INDUSTRIAL CLOCK/TIMER SCHEMATIC



### PART B: INDUSTRIAL CLOCK/TIMER

#### **Clock Selection**

The 4.096 MHz crystal oscillator is the time base. The PIC16C5X internally divides the clock by 4 to give an internal clock of 1.024 MHz. This clock is further divided by 32 (by the prescaler in the OPTIONS register) to give a clock of 32 KHz which is used to increment the RTCC in the PIC16C5X. If the RTCC is initialized to 96, it would overflow to 0 in 5 ms.

 $(256-96) \times (1/32000) = 5.000 \text{ ms}$ 


This 5 ms is used to count the seconds, minutes and hours in the clock/timer. It is also used as a time base to update the display digits and sample the keyboard. The clock speed being 4.096 MHz, each instruction will

execute in 1  $\mu$ s. Therefore in 5 ms, approximately 5000 instructions can be executed. This gives sufficient time to execute a large section of code and not miss the overflow in the RTCC.


## Using a 3.579545 MHz color burst crystal oscillator as a time base

Some users may want to use a color burst crystal oscillator as a time base, because of its low cost. If a  $3.579545\,\text{MHz}$  crystal is used, then the internal clock will be  $1.117\,\mu\text{s}$ . If this is prescaled by 32, the RTCC will be incremented every  $35.758\,\mu\text{s}$ . Initializing the RTCC with 116 will cause it to overflow to 0 in 5.006 ms. giving an error of 0.12%. This error can be corrected in software by making time adjustments every minute and/or every hour.

FIGURE 2B - PIC16C5X ALARM CLOCK SCHEMATIC (USING DIODES)



### FIGURE 3 - KEY SCAN AND LED DIGIT SELECT TIMING



### **FEATURES**

The Flow Chart (Figure 4) shows the sequence of events in the clock/timer software. The clock has the following features:

- 1. 12 hour clock with a.m./p.m.
- 2. 12 hour alarm with a.m./p.m.
- 3. Full function Hex keypad (Figure 5).
- 4. AA audible alarm for 1 minute.
- 5. 10 minute alarm disable.

### **SETTING CLOCK/TIMER FUNCTIONS**

Function	Key Sequence to Activate Function
Set Real Time	$Set \to Hours \; (tens) \to Hours \to Minutes \; (tens) \to Minutes \to AM/PM \to Set$
View Alarm Time	Alarm (alarm time is displayed for 5 seconds)
Set Alarm Time	
Enable/Disable Alarm	$Alarm \rightarrow Alarm$ (toggles alarm status)
Disable AA alarm	Disable Alarm (disable audible beep for 10 minutes)
Clear Alarm	Clear Alarm (clears audible alarm)
Abort Entry	Clear Entry (aborts data entry mode when setting real and alarm time)


Notes: 1. Valid key strokes will be acknowledged with a beep.

2. Hours and minutes used above correspond to digits 0 - 9 on the keypad.


### 2

## Multiplexing LED Drive and a 4x4 Keypad Sampling


### FIGURE 4 - TIMER/CLOCK FLOW CHART



### **FIGURE 5 - KEYPAD**



### FIGURE 6 - INTERFACE TO PIC16C54/56



### **SUMMARY**

This Application Note demonstrates a simple method of interfacing the PIC16C5X to 7-segment LEDs and a keypad. The key features of the PIC16C5X which made this possible are:

- 1. High sink/source of the I/O ports.
- 2. Fast instruction cycle for quick key-scan.
- RISC processor allowing minimal overhead for real time clock maintenance.
- 4. Reconfigurable I/O ports, enabling dual functionality of ports.

Figure 6 depicts a block diagram connecting a PIC16C54/56 to a 4-digit, 7-segment LED display and a 4x4 hex keypad. Since only 12 I/O pins are available in the PIC16C54/56, external npn transistor will have to be utilized to sink the current from each digit.

### **CODE SIZE**

Key scan  $\rightarrow$  97 bytes Display update  $\rightarrow$  113 bytes

Author: Stan D'Souza Logic Products Division

### 2

## Multiplexing LED Drive and a 4x4 Keypad Sampling

### APPENDIX A: CODE LISTING

```
MPASM 1.00 Released
                         CLK.ASM 7-15-1994 13:15:10
                                                                     PAGE 1
Alarm Clock
LOC OBJECT CODE
                   LINE SOURCE TEXT
                                        TITLE
                                                     "Alarm Clock"
                                LIST P = 16C57, f = inhx8m
                    0002
                    0004 ; Define Equates:
                                PIC57 EQU
                    0008 ;External Ossc. used = 4.096Mhz. Prescaler of 32 used, which gives a
                    0009 ;31.25 microSec increment of the RTCC. If RTCC is intially loaded with
                    0010 ;it would overflow to 0 in 5.000 milliSecs. Giving a 0.00% error.
                               MSEC5 EQU
                                             D'96'
                    0013
                                C
                                        EQU
                                               0
                    0014
                                BEP
0000
                    0015
                                RTATS
                                        EQU
0001
                    0016
0001
                    0017
                                HR10
                                        EQU
0002
                    0018
0002
                    0019
                                HR
                                        EQU
0003
                    0020
                                MIN10
0004
                    0021
                                MIN
0004
                    0022
                                FLASH
                                        EOU
0005
                    0023
                                PAO
                                        EOU
0005
                    0024
                                KEY_BEEP EQU
0005
                    0025
                                AMPM
                                        EOU
0006
                    0026
                                PA1
                                        EOU
0000
                    0027
                                F0
                                        EOU
0006
                    0028
                                KEY_HIT EQU
0006
                    0029
                                ALED
                                        EOU
0007
                    0030
                                AM PM
                                        EOU
0003
                    0031
                                COLON
                                        EQU
0002
                    0032
                                ALRMIED EOU
0007
                    0033
                                SERVICED EOU
0000
                    0034
                                ALONOF EOU
0001
                    0035
                                INAL
                                        EOU
0002
                    0036
                                SILNC
                                        EOU
0003
                    0037
                                INAA
                                        EOU
                                INKEYBEP EQU
0005
                    0038
                    0039;
                    0040 ; DEFINE RAM LOCATIONS:
0001
                    0041
                                RTCC
                                        EOU
0002
                    0042
                                PC
                                        EQU
0003
                    0043
                                STATUS EQU
                                FSR
0004
                    0044
                                        EOU
0005
                    0045
                                PORT_A
                                       EQU
0006
                    0046
                                PORT_B EQU
0007
                                PORT_C EQU
                    0048 ; DEFINE REAL TIME MODE REGS (RTM)
                                                     ;MILLI SEC. TIMER
                                MSTMR EQU
0009
                    0050
                                STMR
                                        EQU
                                                        ;SEC. TIMER
                    0052 ; DO NOT CHANGE RELATIVE POSITION OF NEXT 6 BYTES
000A
                                MTMR EQU
000B
                                HTMR
                                        EQU
                                                0B
                    0055 ; DEFINE ALARM TIME MODE REGS (ATM)
                                MALARM EQU
                                                        ;MIN. ALARM
                                HALARM EQU
                    0058 ; DEFINE DATA ENTRY MODE REGS (DEM)
```

```
000E
                                         MENTRY EQU
                                                             ΟE
                                                                       ; MIN. ENTRY
000F
                          0060
                                         HENTRY EQU
                                                            0F
                                                                       HOUR ENTRY
                          0061 ;************
                          0063;
                         0064 ; DEFINE FLAG REG AND FUNCTION:
                                         FLAG EQU 10
BIT # 7|6|5|4|3|2|1|0|
0010
                         0065
                         0066;
                          0067 ;
                                         -|-|-|-|-|-|-|-
                         0068;
                                                 X|X|X|X|X|X|0|0| -> REAL TIME MODE (RTM)
                         0069;
                                                 X | X | X | X | X | X | 0 | 1 | \rightarrow ALARM TIME MODE(ATM)
                         0070;
                                                 X | X | X | X | X | X | 1 | 0 | -> DATA ENTRY MODE (DEM)
                          0071;
                                                 X | X | X | X | X | X | 1 | 1 | \rightarrow TEST MODE (TM)
                                                 X | X | X | X | X | Y | X | X | \rightarrow ALRMLED ON/OFF
                         0072 ;
                                                 X | X | X | X | Y | X | X | X | \rightarrow COLON LED ON/OFF
                         0073 ;
                         0074 ;
                                                 X|X|X|Y|X|X|X| -> FLASH DISPLAY
                          0075 ;
                                                 X | X | Y | X | X | X | X | X | \longrightarrow KEY_BEEP
                                                 X|Y|X|X|X|X|X|X| \rightarrow KEY HIT (0/1)
                         0076 ;
                          0077 ;
                                                 Y|X|X|X|X|X|X|X| \rightarrow SERVICED
                         0078 ; X = DEFINED ELSEWHERE IN TABLE
                          0079; Y = DEFINED AS SHOWN (0/1)
                         0080;
0011
                          0081
                                         TEMP
                                                   EOU
                                                             11
0012
                         0082
                                         DIGIT
                                                   EOU
                                                             12
                                         NEW_KEY EQU
0013
                          0083
                                                             13
0014
                         0084
                                         KEY NIBL EOU
                                                             14
                         0085
                                         DEBOUNCE EOU
0015
                                                             15
                         0086
                                         MIN_SEC EQU
                                                                       ;MIN/SECONDS TIMER
0016
                                                             16
                                         ENTFLG EOU
0017
                         0087
                                                             17
                         0088 ;flag dedicated to the key entry mode
                          0089
                                         BIT # 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
                                         -|-|-|-|-|-|-
                          0090 ;
                         0091 ;
                                                 X|X|X|X|X|X|X|Y| -> REAL/ALARM TIME STATUS
                         0092 ;
                                                 X|X|X|X|X|X|Y|X| \rightarrow HR10 DONE
                                                 X | X | X | X | X | Y | X | X | \rightarrow HR DONE
                                                 X | X | X | X | Y | X | X | X | -> MIN10 DONE
                          0095 ;
                                                 X | X | X | Y | X | X | X | X | \rightarrow MIN DONE
                          0096;
                                                 X | X | Y | X | X | X | X | X | \longrightarrow INKEYBEP
                                                 X|Y|X|Y|X|X|X|X| \rightarrow NOT USED
                                                 Y|X|X|X|X|X|X|X| \rightarrow NOT USED
                          0099 ;
                          0100 ;
0018
                         0101
                                         ALFLAG EQU
                          0102 ;flag dedicated to the alarm
                         0103 ;
                                         BIT # 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
                          0104 ;-
                                         -|-|-|-|-|-
                         0105 ;
                                                 X | X | X | X | X | X | X | Y | \rightarrow ALONOF
                          0106 ;
                                                 X|X|X|X|X|X|Y|X| \rightarrow INAL
                         0107 ;
                                                 X | X | X | X | X | Y | X | X | \rightarrow SILNC
                         0108 ;
                                                 X | X | X | X | Y | X | X | X | \rightarrow INAA
                         0109 ;
                                                 X | X | X | Y | X | X | X | X | \rightarrow NOT USED
                         0110 ;
                                                 X | X | Y | X | X | X | X | X | \rightarrow NOT USED
                         0111 ;
                                                 X|Y|X|Y|X|X|X| \longrightarrow NOT USED
                         0112 ;
                                                 Y|X|X|X|X|X|X| \rightarrow NOT USED
                         0113 ;
0019
                         0114
                                         AAFLAG EQU
                         0115 ;flag dedicated to the AA alarm
001A
                         0116
                                         AATMR EQU
                         0117 ;
                          0118 ;Port pin definitions:
                         0119 ;
                          0120 ; PORT_A:
                         0121 ;
                                         BIT 0 -> BEEPER (ACTIVE LOW) OUTPUT
                         0122 ;
                                         BIT 1-3 -> unused I/O
                         0123 ;
                          0124 ; PORT B: ALL OUTPUTS
                                         BIT 0&4 -> MSB DIGIT COMMON CATHODE & ALARM
                         0125 ;
                                         BIT 1\&5 -> 2ND DIGIT COMMOM CATHODE & COLON
                         0126;
                                         BIT 2&6 -> 3RD DIGIT COMMON CATHODE & PM
                         0127 ;
                                         BIT 3&7 -> LSB DIGIT COMMON CATHODE & AM
                         0128 ;
```

```
0130 ; PORT_C:
                     0131 ;IN DISPLAY MODE ALL SEG/ANNN SET AS OUTPUTS
                     0132 ;IN KEY SCAN MODE COLS ARE OUTPUTS ROWS ARE INPUTS
                                  BIT 0 -> SEGMENT A & COL 4
                     0134 ;
                                  BIT 1
                                          -> SEGMENT B & COL 3
                                          -> SEGMENT C & COL 2
                     0135 ;
                                  BIT 2
                     0136;
                                  BIT 3
                                          -> SEGMENT D & COL 1
                                          -> SEGMENT E & ROW 4
                     0137 ;
                                  BIT 4
                     0138 ;
                                  BIT 5
                                          -> SEGMENT F & ROW 3
                     0139 ;
                                  BIT 6
                                          -> SEGMENT G & ROW 2
                     0140 ;
                                  BIT 7 \longrightarrow CA OF ALL ANNUNCIATORS & ROW 1
                     0141 ;
                     0142 ;
                     0144;
                     0145
                                  ORG
                     0146 START
0000 OAFC
                                  GOTO
                                          INIT_CLK
                     0147
                                                           ; INITIALIZE CLOCK
                     0148 ; THIS ROUTINE RUNS A TEST ON THE LEDS.
                     0149 ;ALL THE RELEVENT LEDS ARE LIT UP FOR 2 SECS.
                     0150 ;
                     0151 TEST_HARDWARE
0001 0C02
                                           d'02'
                                                           ;DISPLAY FOR 2 SECS
                     0152
                                  MOVLW
                                  MOVWF
                                          MIN_SEC
0002 0036
                     0153
                     0154 ;
                     0155 ;
                     0156 TEST_LOOP
0003 0216
                     0157
                                  MOVF
                                           MIN SEC.W
                                                           GET MIN/SEC
0004 0643
                                                           ;NOT 0 THEN SKIP
                     0158
                                  BTFSC
                                           STATUS, Z
0005 0A0B
                     0159
                                  GOTO
                                           NORM_TIME
                                                            ;ELSE NORMAL TIME
0006 0925
                     0160
                                           UPDATE_DISPLAY ; UPDATE DISPLAY
                                  CALL
0007 05A3
                     0161
                                  BSF
                                           STATUS, PA0
                                                           GOTO PAGE 1
0008 0900
                     0162
                                  CALL
                                           UPDATE_TIMERS
                                                           ; WAIT AND UPDATE
0009 04A3
                     0163
                                  BCF
                                           STATUS, PA0
                                                           ; RESET PAGE MARKER
000A 0A03
                     0164
                                  GOTO
                                          TEST_LOOP
                                                           ;LOOP BACK
                     0165 NORM_TIME
                                  BCF
000B 0410
                                           FLAG,0
                                                           ; PUT IN REAL TIME
                     0166
000C 0430
                                           FLAG,1
                     0168 TIME_LOOP
000D 0925
                     0169
                                  CALL
                                           UPDATE_DISPLAY
                                                            GOTO PAGE 2
                                           STATUS,PA1
000F 0900
                     0171
                                   CALL
                                           SERVICE_KEYS
                                                            GOTO PAGE 3
0010 05A3
                     0172
                                           STATUS, PA0
0011 0900
                     0173
                                  CALL
                                           SOUND_AA
                                                            ; CHECK ALARM
0012 04C3
                     0174
                                           STATUS, PA1
                                                            GOTO PAGE 1
                                  BCF
0013 0900
                     0175
                                  CALL
                                           UPDATE_TIMERS
                                                            ; WAIT AND UPDATE TIMERS
0014 04A3
                     0176
                                           STATUS, PA0
                                                            ; RESET PAGE MARKER
0015 04C3
                     0177
                                  BCF
                                           STATUS, PA1
0016 0210
                     0178
                                  MOVF
                                           FLAG,W
                                                            ;SEE IF IN ATM
0017 0E03
                     0179
                                  ANDLW
                                           B'00000011'
0018 0F01
                     0180
                                   XORLW
                                           B'00000001'
0019 0643
                     0181
                                   BTFSC
                                           STATUS, Z
                                                            ;SKIP IF NOT
001A 091C
                     0182
                                   CALL
                                           RESET_ATM
001B 0A0D
                     0183
                                   GOTO
                                           TIME_LOOP
                     0184 ;
                     0185 RESET_ATM
001C 0216
                     0186
                                  MOVF
                                           MIN SEC, W
                                                            GET MIN/SEC
001D 0E0F
                     0187
                                  ANDLW
                                           B'00001111'
                                                           Z THEN SKIP
001E 0743
                     0188
                                   BTFSS
                                           STATUS, Z
001F 0800
                     0189
                                  RETLW
                                                           ;ELSE RETURN
0020 0410
                     0190
                                  BCF
                                           FLAG.0
                                                            ;SET TO RTM
0021 0450
                     0191
                                  BCF
                                           FLAG, ALRMLED
                                                            ;CLEAR LED
0022 0618
                     0192
                                   BTFSC
                                           ALFLAG, ALONOF
                                                           ;TEST STAT
0023 0550
                     0193
                                  BSF
                                           FLAG, ALRMLED
                                                            ;SET LED
0024 0800
                     0194
                                  RETLW
                                                           ; RETURN
                     0196 ;
                     0197;
                     0198 HPDATE DISPLAY
0025 0C00
                                           B'00000000'
                     0199
                                  MOVLW
                                                           ;CLEAR SEG DRIVE
```

0026 0027	0200	MOVWF	PORT_C	; /
0027 0C3F	0201	MOVLW	B'00111111'	;SEE IF LAST DIGIT
0028 0186	0202	XORWF	PORT_B,0	; /
0029 0643	0203	BTFSC	STATUS, Z	;NO THEN SKIP
002A 0A6F	0204	GOTO	SCAN_KP	;ELSE SCAN KEYPAD
	0205 UP_DS	P_1		
			TO BE DISPLAYED	
002B 0246	0207	COMF	PORT_B,0	GET COMPL. PORT B IN W
002C 0643	0208	BTFSC	STATUS, Z	;NO DIGIT SELECTED?
002D 0CC0	0209	MOVLW	B'11000000'	;THEN SELECT DEFAULT
002E 0031	0210	MOVWF	TEMP	;SAVE IN TEMP
002F 0271	0211	COMF	TEMP	COMPLEMENT VALUE
0030 0503	0212	BSF	STATUS,C	;SET CARRY
0031 0371	0213	RLF	TEMP	;SHIFT LEFT
0032 0703	0214	BTFSS	STATUS,C	;IF C=1 THEN SKIP
0033 0371	0215	RLF	TEMP	;ELSE 3 TIMES
0034 0371	0216	RLF	TEMP	THRU CARRY
0035 0211	0217	MOVE	TEMP, 0	GET IN W
0036 0026	0218	MOVWF	_	OUTPUT TO PORT
			DE OF OPERATION.	ELECT SEG VALUES FOR THAT DIGIT
0037 OCOA	0220 /FIRS 0221	MOVLW	MTMR	;LOAD FSR WITH MTMR
0037 0C0A 0038 0024	0221	MOVEW	FSR	,LOAD FSR WITH MIMR
0030 0024	0223	MOVF	FLAG, 0	GET FLAG IN W
003A 0E03	0224	ANDLW	B'00000011'	;MASK OTHER BITS
003B 0031	0225	MOVWF	TEMP	;SAVE IN TEMP
003C 0F03	0226	XORLW	B'00000011'	;IN TEST MODE
003D 0643	0227	BTFSC	STATUS, Z	; NO THEN SKIP
003E 0A4B	0228	GOTO	DO_TM	;ELSE TEST MODE
003F 0403	0229	BCF	STATUS,C	CLEAR CARRY
0040 0371	0230	RLF	TEMP	;LEFT SHIFT TEMP
0041 0211	0231	MOVF	TEMP, 0	GET IN W
0042 01E4	0232	ADDWF	FSR	; CHANGE INDIRECT POINTER
0043 0954	0233	CALL	GET_7_SEG	GET 7 SEG DATA IN W
0044 0032	0234	MOVWF	DIGIT	;SAVE IN DIGIT LOC.
0045 09D1	0235	CALL	MASK ANNC	;MASK ANNC TO DIGIT
0046 0690	0236	BTFSC	FLAG, FLASH	; NO FLASH THEN SKIP
0047 094E	0237	CALL	CHK_HALF_SEC	;ELSE CHK. IF ON
0048 0212	0238	MOVF	DIGIT, 0	GET BACK DIGIT
0049 0027	0239	MOVWF	PORT_C	;OUTPUT TO PORT
004A 0800	0240	RETLW	0	; RETURN
	0241 ;			
	0040 DO MM			
004B 0CFF	0242 DO_TM			
	0243	MOVLW	B'11111111'	;LIGHT ALL SEGMENTS
004C 0027	0243 0244	MOVLW MOVWF	PORT_C	; /
	0243 0244 0245	MOVLW		
004C 0027	0243 0244 0245 0246 ;	MOVLW MOVWF RETLW	PORT_C	; /
004C 0027 004D 0800	0243 0244 0245 0246 ; 0247 CHK_H	MOVLW MOVWF RETLW ALF_SEC	PORT_C 0	; / ;RETURN FROM UPDATE DISPLAY
004C 0027 004D 0800 004E 0770	0243 0244 0245 0246 ; 0247 CHK_H 0248	MOVLW MOVWF RETLW ALF_SEC BTFSS	PORT_C 0 FLAG,COLON	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO
004C 0027 004D 0800 004E 0770 004F 0A51	0243 0244 0245 0246 ; 0247 CHK_H 0248 0249	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO	PORT_C 0 FLAG, COLON BLANK_DSP	; / ;RETURN FROM UPDATE DISPLAY
004C 0027 004D 0800 004E 0770	0243 0244 0245 0246 ; 0247 CHK_H 0248 0249 0250	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW	PORT_C 0 FLAG,COLON	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP	PORT_C 0 FLAG,COLON BLANK_DSP 0	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW	PORT_C 0  FLAG, COLON BLANK_DSP 0  B'00000000'	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW	PORT_C 0  FLAG, COLON BLANK_DSP 0  B'00000000'	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257;	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW  _DSP MOVLW MOVWF RETLW	PORT_C 0  FLAG, COLON BLANK_DSP 0  B'00000000' DIGIT 0	; / ;RETURN FROM UPDATE DISPLAY ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY ;MAKE PORT C LOW
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257;	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF RETLW  NTRY FSR 1	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER.
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258; ON E	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF RETLW  NTRY FSR 1	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED.
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258 ;ON E 0259 ;ON R	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIN	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER.
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258; ON E 0259; ON R 0260; W RE 0261; TO B	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIN	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED.
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258; ON E 0259; ON R 0260; W RE 0261; TO B	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIN E DISPLAYI	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED.
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258; ON E 0259; ON R 0260; W RE 0261; TO B	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIN E DISPLAYI	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED.
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032 0053 0800	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258;ON E 0259;ON R 0260;W RE 0261;TO B 0262; 0263 GET_7	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIL E DISPLAYI	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T NS THE DECODED 7  ED  PORT_B,0	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED. SEG. INFO OF THE DIGIT
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032 0053 0800	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258 ;ON E 0260; W RE 0261; TO B 0262; 0263 GET_7	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW _DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIN E DISPLAYI _SEG COMF	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T NS THE DECODED 7  ED  PORT_B,0	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED. SEG. INFO OF THE DIGIT  ;COMPLEMENT B -> W
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032 0053 0800 0054 0246 0055 0EF0	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254; 0255; 0257; 0258; 0257; 0258; ON E 0260; W RE 0261; TO B 0262; 0263 GET_7	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW  _DSP MOVLW MOVWF RETLW  NTRY FSR 1 ETURN FSR G. CONTAIL E DISPLAYI  _SEG COMF ANDLW	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T NS THE DECODED 7  ED  PORT_B,0 B'11110000'	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED. SEG. INFO OF THE DIGIT  ;COMPLEMENT B -> W ;MASK LO NIBBLE
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032 0053 0800 0054 0246 0055 0EF0 0056 0643	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258; ON E 0259; ON R 0260; W RE 0261; TO B 0262; 0263 GET_7 0264	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW  _DSP MOVLW MOVWF RETLW  NTRY FSR 1 ETURN FSR G. CONTAIL E DISPLAY! _SEG COMF ANDLW BTFSC	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T NS THE DECODED 7  ED  PORT_B,0 B'11110000' STATUS,Z	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED. SEG. INFO OF THE DIGIT  ;COMPLEMENT B -> W ;MASK LO NIBBLE ;NZ THEN SKIP
004C 0027 004D 0800 004E 0770 004F 0A51 0050 0800 0051 0C00 0052 0032 0053 0800 0054 0246 0055 0EF0 0056 0643 0057 02A4	0243 0244 0245 0246; 0247 CHK_H 0248 0249 0250 0251 BLANK 0252 0253 0254 0255; 0257; 0258; ON E 0259; ON R 0260; W RE 0261; TO B 0262; 0263 GET_7 0264 0265 0266 0267	MOVLW MOVWF RETLW  ALF_SEC BTFSS GOTO RETLW DSP MOVLW MOVWF RETLW  NTRY FSR I ETURN FSR G. CONTAIL E DISPLAY!  _SEG COMF ANDLW BTFSC INCF	PORT_C 0  FLAG,COLON BLANK_DSP 0  B'00000000' DIGIT 0  POINTS TO THE RE POINTS TO THE T NS THE DECODED 7  ED  PORT_B,0 B'11110000' STATUS,Z FSR	; / ;RETURN FROM UPDATE DISPLAY  ;IF COLON ON THEN DO ;ELSE BLANK DISPLAY  ;MAKE PORT C LOW  AL TIME MODE'S MINUTES REGISTER. IMER REGISTER TO BE DISPLAYED. SEG. INFO OF THE DIGIT  ;COMPLEMENT B -> W ;MASK LO NIBBLE ;NZ THEN SKIP ;INC POINTER

005A 0246	0270	COMF	PORT_B,0	;COMPL.B -> W
005B 0EF0	0271	ANDLW	B'11110000'	; MASK LO NIBBLE
005C 0643	0272	BTFSC	STATUS, Z	;IF D1/2 THEN
			•	
005D 04F1	0273	BCF	TEMP, AM_PM	CLEAR AM/PM BIT
005E 0246	0274	COMF	PORT_B,0	GET PORT B AGAIN
005F 0ECC	0275	ANDLW	B'11001100'	;SEE IF D2 OR D4
0060 0643	0276	BTFSC	STATUS.Z	;YES THEN SKIP
0061 03B1	0277	SWAPF	TEMP	;SWAP TEMP
0062 0C0F	0278	MOVLW	B'00001111'	;MASK HI NIBBLE
0063 0151	0279	ANDWF	TEMP, 0	
0064 01E2	0280	ADDWF	PC	;ADD TO PC
0065 083F	0281	RETLW	B'00111111'	;CODE FOR 0
			B'00000110'	
0066 0806	0282	RETLW		; CODE FOR 1
0067 085B	0283	RETLW	B'01011011'	;CODE FOR 2
0068 084F	0284	RETLW	B'01001111'	; CODE FOR 3
0069 0866	0285	RETLW	B'01100110'	;CODE FOR 4
006A 086D	0286	RETLW	B'01101101'	;CODE FOR 5
006B 087D	0287	RETLW	B'01111101'	; CODE FOR 6
006C 0807	0288	RETLW	B'00000111'	;CODE FOR 7
006D 087F	0289	RETLW	B'01111111'	; CODE FOR 8
006E 0867	0290	RETLW	B'01100111'	;CODE FOR 9
0002 0007	0291 ;	1121211	2 01100111	70022 1010 9
				1 16 1 14
				k key pad for a key hit.
	0293 ;If key	y is pre	ssed, KEY_HIT fla	ag is set and the value of
	0294 ;the he	ex kev i	s returned in reg	NEW KEY
				Oxff value is returned in
		-		
	_	rer NEW_	KEI and the ITag	KEY_HIT is reset.
	0297 ;			
	0298 SCAN_KI	P		
006F 06D0	0299	BTFSC	FLAG, KEY_HIT	;KEY UNDER SERVICE?
0070 0A2B	0300	GOTO	UP_DSP_1	;YES SKIP ROUTINE
0071 OCFF	0301	MOVLW	B'11111111'	;SET DIGIT SINKS
0072 0026	0302	MOVWF	PORT_B	;TO HIGH
0073 OCF7	0303	MOVLW	B'11110111'	;SET KEY COL LOW
0074 0031	0304	MOVWF	TEMP	;SAVE IN TEMP
0071 0001		110 1111	12111	7,01172 217 12111
	0305 SKP1			
0075 0000	0306	MOVLW	B'00000000'	;SET PORT C AS OUTPUTS
0076 0007	0307	TRIS	PORT_C	; /
0077 0211	0308	MOVF	TEMP,W	
0078 OEOF	0309	ANDLW	B'00001111'	;DISCHARGE PINS
				4
0079 0027	0310	MOVWF	PORT_C	<i>i</i> /
007A 0CF0	0311	MOVLW	B'11110000'	;SET AS I/O
007B 0007	0312	TRIS	PORT_C	; /
007C 0211	0313	MOVF	TEMP,W	GET OLD VALUE
007D 0027	0314	MOVWF	PORT_C	OUTPUT TO PORT
007E 0207	0315	MOVF	PORT_C,W	;INPUT PORT VALUE
007F 0EF0	0316	ANDLW	B'11110000'	;MASK LO BYTE
0080 OFF0	0317	XORLW	B'11110000'	;SEE IF KEY HIT
0081 0743	0318	BTFSS	STATUS, Z	; NO KEY THEN SKIP
0082 0A8D	0319		DET_KEY	LOAD KEY VALUE
0002 UAOD		GOTO	<b>∿</b> ₽1_ <b>V</b> ₽1	POWD VEI AWPRE
	0320 SKP3			
0083 0503	0321	BSF	STATUS,C	;SET CARRY
0084 0331	0322	RRF	TEMP	;MAKE NEXT COL. LOW
0085 0603	0323	BTFSC	STATUS, C	;ALL DONE THEN SKIP
				TABL DONE THEN SKIP
0086 0A75	0324	GOTO	SKP1	
0087 0073	0325	CLRF	NEW_KEY	;SET NEW_KEY = FF
0088 00F3	0326	DECF	NEW_KEY	; /
	0327 SKP2			
0089 0067		CLPE	PORT_C	: CETDODT C AC
				SETPORT C AS
008A 0C00	0329	MOVLW	B'00000000'	;OUTPUTS
008B 0007	0330	TRIS	PORT_C	; /
008C 0A2B	0331	GOTO	UP_DSP_1	;RETURN
<del></del>	0332 DET_KE			-
			a d	
	0333 ;key is			
008D 0293	0334	INCF	NEW_KEY,W	CHK IF KEY
008E 0743	0335	BTFSS	STATUS, Z	;WAS RELEASED
008F 0A89	0336	GOTO	SKP2	;NO THEN RETURN
0090 0207			PORT_C,W	
	0337			GET RAW KEY
0091 0D0F	0338	IORLW	B'00001111'	; VALUE.

0092	0151	0339		ANDWF	TEMP,W		. /	
0093		0340			NEW_KEY		SAVE IN NEW_KEY	
0094		0341			GET KEY VAL		GET ACTUAL KEY	
					NEW_KEY			
0095		0342					VALUE	
0096		0343		BSF	FLAG, KEY_HIT		SET KEY HIT FLAG	
0097	0A89	0344		GOTO	SKP2	i	RETURN	
		0345 ;						
							lue from the "raw" d	ata got
		0348 ;	from sc	anning t	the rows and	cols	•	
		0349 ;	actu	al key v	<i>r</i> alue	rav	v hex value	
		0350;		ONE	EQU	Г	77	
		0351;		TWO	EQU	ſ	7B	
		0352 ;		THREE	EQU	Г	7D	
		0353 ;		C	EOU		7E	
		0354 ;		FOUR	EQU		0B7	
		0355 ;		FIVE	EQU		0BB	
		0356 ;		SIX	EQU		0BD	
		0350 7		D	EQU		0BE	
		0357 7					0D7	
				SEVEN	EQU			
		0359 ;		EIGHT	EQU		0DB	
		0360 ;		NINE	EQU		0DD	
		0361 ;		E	EQU		0DE	
		0362 ;		A	EQU	ſ	0E7	
		0363 ;		ZERO	EQU	ſ	0EB	
		0364 ;		В	EQU	ſ	0ED	
		0365 ;		F	EQU	Г	OEE	
		0366 ;						
		0367 ;						
			ET KEY	VAL				
0098	0E0F	0369		-	B'00001111'		GET LO NIBBLE	
0099		0370			KEY_NIBL		SAVE	
009A		0371		MOVLW			SET COUNT TO 4	
009B		0372			TEMP		/	
0000	0031	0372 0373 G		MOVWI	IBME		,	
0000	0.5.0.2			DOD	OMARITO O		GEE GARRY	
009C		0374		BSF	STATUS, C		SET CARRY	
009D		0375			KEY_NIBL		ROTATE NIBBLE	
009E		0376		BTFSS			SKIP IF NOT Z	
009F		0377		GOTO			GOTO NEXT PART	
00A0		0378		DECFSZ	TEMP	i	DEC COUNT	
00A1	0A9C	0379		GOTO	GKV1		LOOP	
		0380 G	O_RESET					
00A2	05A3	0381		BSF	STATUS,PA0		SET MSB	
00A3	05C3	0382		BSF	STATUS, PA1		: /	
00A4	0BFF	0383		GOTO	SYS_RESET		ELSE BIG ERROR	
		0384 G	ET_HI_K	EY				
00A5	00F1	0385		DECF	TEMP		REDUCE BY 1	
00A6		0386			NEW_KEY,W		GET HI NIBBLE	
00A7		0387			B'00001111'		/	
00A8		0388		MOVWF	KEY_NIBL		SAVE	
00A8		0389		MOVF	TEMP,W		GET OFFSET TO TBL	
00AA		0390		ADDWF			LOAD IN PC	
00AB		0391			GET147A		JUMP TO NEXT PART	
00AC		0392			GET2580		· /	
00AD		0393		GOTO	GET369B	1		
00AE	0ABC	0394		GOTO	GETCDEF	i	. /	
		0395 ;						
		0396 G	ET147A					
00AF	0C04	0397		MOVLW	4	i	SET COUNT TO 4	
		0398 G	ETCOM					
00B0	0031	0399		MOVWF	TEMP		•	
		0400 G	ETCOM1					
00B1	0503	0401		BSF	STATUS, C	i	SET CARRY	
00B2	0334	0402			KEY_NIBL		ROTATE RIGHT	
00B3		0403		BTFSS			CHECK IF DONE	
00B4		0404		GOTO	KEY_TBL		JUMP TO TABLE	
	02F1	0405		DECFSZ			DEC COUNT	
	0AB1	0406		GOTO	GETCOM1		LOOP	
	0AA2	0407		GOTO	GO_RESET		ELSE ERROR	
000/	VIIA	0407		2010	00_KE0E1	,	AOMA BOLL	
		0400 /						

	0409 GET258	10		
00B8 0C08			8	;SET COUNT TO 8
00B9 0AB0	0410 0411	GOTO	GETCOM	7521 00011 10 0
	0412 ;			
	0413 GET369	В		
00BA 0C0C	0414	MOVLW	D'12'	;SET COUNT TO 12
00BB 0AB0	0415	GOTO	GETCOM	
	0416 ;			
	0417 GETCDE			
00BC 0C10	0418	MOVLW	D'16'	;SET COUNT TO 16
00BD 0AB0	0419	GOTO	GETCOM	
	0421 ;			
	0422 KEY_TB	BL		
00BE 00F1	0423		TEMP TEMP,W	REDUCE BY 1
00BF 0211 00C0 01E2	0424			GET IN W JUMP TO TABLE
00C0 01E2 00C1 0801	0425 0426	ADDWF	PC 1	KEY 1
00C2 0804	0427	RETLW		;KEY 4
00C3 0807	0428	RETLW	7	;KEY 7
00C4 080A	0429	RETLW	0A	KEY A
00C5 0802	0430	RETLW		;KEY 2
00C6 0805	0431	RETLW	5	;KEY 5
00C7 0808	0432	RETLW RETLW	8	;KEY 8
00C8 0800	0433	RETLW		;KEY 0
00C9 0803	0434	RETLW		;KEY 3
00CA 0806	0435	RETLW	6	;KEY 6
00CB 0809	0436	RETLW	9	;KEY 9
00CC 080B	0437	RETLW		;KEY B
00CD 080C	0438	RETLW RETLW	0C	;KEY C
00CE 080D	0439			;KEY D
00CF 080E	0440	RETLW		KEY E
00D0 080F	0441	RETLW	OF.	;KEY F
	0442 ; 0444 ;			
		NNC		
00D1 0CFC	0445 MASK_A		B'11111100'	CHK IF DIGIT 1
00D1 0CFC 00D2 0186	0446	MOVIW	B'11111100' PORT B.0	;CHK IF DIGIT 1
00D1 0CFC 00D2 0186 00D3 0643	_	MOVIW	B'11111100' PORT_B,0 STATUS,Z	CHK IF DIGIT 1; /;NO THEN SKIP
00D2 0186	0446 0447	MOVIW	B'11111100' PORT_B,0 STATUS,Z MASK_ALARM	; / ;NO THEN SKIP
00D2 0186 00D3 0643	0446 0447 0448	MOVLW XORWF BTFSC GOTO MOVLW	PORT_B,0 STATUS,Z MASK_ALARM B'11110011'	; / ;NO THEN SKIP ;ELSE MASK ALARM
00D2 0186 00D3 0643 00D4 0AE5	0446 0447 0448 0449	MOVLW XORWF BTFSC GOTO MOVLW	PORT_B,0 STATUS,Z MASK_ALARM B'11110011'	; / ;NO THEN SKIP
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643	0446 0447 0448 0449 0450 0451 0452	MOVLW XORWF BTFSC GOTO MOVLW	PORT_B,0 STATUS,Z MASK_ALARM B'11110011'	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; / ;NO THEN SKIP
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8	0446 0447 0448 0449 0450 0451 0452 0453	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK COLON	; NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; NO THEN SKIP ;ELSE MASK COLON
00D2 0186 00D3 0643 00D4 0AB5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF	0446 0447 0448 0449 0450 0451 0452 0453	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK COLON	; NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF	0446 0447 0448 0449 0450 0451 0452 0453 0454	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK COLON	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3;
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK_COLON B'11001111' PORT_B,0 STATUS,Z	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; / ;NO THEN SKIP
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK COLON	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3;
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DB 0643	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM	; NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; NO THEN SKIP ;ELSE MASK PM
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK_COLON B'11001111' PORT_B,0 STATUS,Z MASK_PM FSR	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DD 02A4	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK_COLON B'11001111' PORT_B,0 STATUS,Z MASK_PM FSR	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR ;IF 0 THEN AM
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC BOTO MOVLW XORWF BTFSC BOTO	PORT_B,0 STATUS,Z MASK_ALARM B'11110011' PORT_B,0 STATUS,Z MASK_COLON B'11001111' PORT_B,0 STATUS,Z MASK_PM FSR	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR;IF 0 THEN AM;SET MSB
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DD 02A4 00DE 07E0 00DF 05F2	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC BOTO MOVLW XORWF BTFSC BOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR ;IF 0 THEN AM
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC BOTO MOVLW XORWF BTFSC BOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0 FSR	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR;IF 0 THEN AM;SET MSB
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC BOTO MOVLW XORWF BTFSC BOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0 FSR	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC BOTO MOVLW XORWF BTFSC BOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0 FSR	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR;IF 0 THEN AM;SET MSB;NEXT ;INC FSR
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0464 0465 0466	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW TORWF BTFSC GOTO M INCF BTFSS BSF GOTO BFSC BSF GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0	; ; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR;IF 0 THEN AM;SET MSB;NEXT ;INC FSR;IF 1 THEN PM
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0464 0465 0467	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF GOTO M INCF BTFSC BSF GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0465 0466 0467 0467 0468 MASK_A	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F1,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F1,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F1,AM_PM DIGIT, 7 BLNK_LEAD_0 FLAG, ALRMLED	; ;NO THEN SKIP;ELSE MASK ALARM;CHK IF DIGIT 2; ;NO THEN SKIP;ELSE MASK COLON;CHK IF DIGIT 3; ;NO THEN SKIP;ELSE MASK PM ;INC FSR;IF 0 THEN AM;SET MSB;NEXT ;INC FSR;IF 1 THEN PM;SET MSB;NEXT ;INC FSR;IF 1 THEN PM;SET MSB;NEXT ;INC FSR;IF 1 THEN PM;SET MSB;NEXT ;ITHEN LIGHT LED
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DC 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0465 0466 0467 0468 MASK_A	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF GOTO M INCF BTFSC BSF GOTO LLARM BTFSC BSF	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0  FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG,ALRMLED DIGIT, 7	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; /
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0469 0461 0462 0463 MASK_F 0466 0467 0466 0467 0468 MASK_A	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F1,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F1,AM_PM DIGIT, 7 BLNK_LEAD_0 FSR F1,AM_PM DIGIT, 7 BLNK_LEAD_0 FLAG, ALRMLED	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; /
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0464 0465 0467 0468 MASK_A	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW AND	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; ;NEXT
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB 00E5 0650 00E6 05F2 00E7 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0464 0465 0466 0467 0468 MASK_A 0469 0470 0471	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF BSF GOTO M INCF BTFSC BSF	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, CLON	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; ;NEXT ;1 THEN LIGHT LED
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1  00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB  00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB  00E5 0650 00E6 05F2 00E7 0AEB  00E8 0670 00E9 05F2	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0464 0465 0466 0467 0468 0467 0468 0469 0470 0471 0472 MASK_C 0473 0474	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF BSF GOTO M INCF BTFSC BSF	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, CLON	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; ;NEXT ;1 THEN LIGHT LED
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1 00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB 00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB 00E5 0650 00E6 05F2 00E7 0AEB	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 0459 0460 0461 0462 0463 0464 0465 0466 0467 0468 0467 0468 0469 0470 0471 0472 0473 0474	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF BSF GOTO M INCF BTFSC BSF	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; ;NEXT ;1 THEN LIGHT LED
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1  00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB  00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB  00E5 0650 00E6 05F2 00E7 0AEB  00E8 0670 00E9 05F2	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 MASK_F 0464 0465 0466 0467 0468 MASK_A 0469 0470 0471 0472 MASK_C	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF GOTO CM INCF BTFSC BSF GOTO CM BTFSC BSF GOTO COLON BTFSC BSF GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, CLON	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; ;NEXT ;1 THEN LIGHT LED
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1  00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB  00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB  00E5 0650 00E6 05F2 00E7 0AEB  00E8 0670 00E9 05F2 00E8 0670 00E9 05F2	0446 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 0459 0460 0461 0462 0463 0464 0465 0466 0467 0468 0467 0468 0469 0470 0471 0472 0473 0474	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO M INCF BTFSS BSF GOTO M INCF BTFSC BSF GOTO LIARM BTFSC BSF GOTO COLON BTFSC BSF GOTO COLON BTFSC BSF GOTO COLON BTFSC BSF GOTO	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0,AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG,ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG,ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG,COLON DIGIT, 7 BLNK_LEAD_0	; NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; 'NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; 'NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; 'NEXT ;1 THEN LIGHT LED ; 'NEXT
00D2 0186 00D3 0643 00D4 0AE5 00D5 0CF3 00D6 0186 00D7 0643 00D8 0AE8 00D9 0CCF 00DA 0186 00DB 0643 00DC 0AE1  00DD 02A4 00DE 07E0 00DF 05F2 00E0 0AEB  00E1 02A4 00E2 06E0 00E3 05F2 00E4 0AEB  00E5 0650 00E6 05F2 00E7 0AEB  00E8 0670 00E9 05F2	0446 0447 0448 0447 0448 0449 0450 0451 0452 0453 0454 0455 0456 0457 0458 MASK_A 0459 0460 0461 0462 0463 0464 0465 0466 0467 0468 MASK_A 0469 0470 0471 0472 0473 0474 0475 0476 0476 0477 BLNK_L	MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MINCF BTFSC BSF GOTO MOVF	PORT_B, 0 STATUS, Z MASK_ALARM B'11110011' PORT_B, 0 STATUS, Z MASK_COLON B'11001111' PORT_B, 0 STATUS, Z MASK_PM  FSR F0, AM_PM DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, ALRMLED DIGIT, 7 BLNK_LEAD_0  FLAG, CLON	; ;NO THEN SKIP ;ELSE MASK ALARM ;CHK IF DIGIT 2 ; ;NO THEN SKIP ;ELSE MASK COLON ;CHK IF DIGIT 3 ; ;NO THEN SKIP ;ELSE MASK PM ;INC FSR ;IF 0 THEN AM ;SET MSB ;NEXT ;INC FSR ;IF 1 THEN PM ;SET MSB ;NEXT ;1 THEN LIGHT LED ; ;NEXT ;1 THEN LIGHT LED

00ED 0F02	0480	XORLW	B'00000010'	; CHECK
00EE 0643	0481	BTFSC	STATUS, Z	; NO THEN DO
00EE 0043	0482	RETLW	0	;ELSE RETURN
			-	
00F0 0CFC	0483	MOVLW	B'11111100'	;SEE IF DIGIT 1
00F1 0186	0484	XORWF	PORT_B,0	; /
00F2 0743	0485	BTFSS	STATUS, Z	;YES THEN SKIP
00F3 0800	0486	RETLW	0	; RETURN
00F4 0C3F	0487	MOVLW	B'00111111'	;ELSE MASK G AND ANUNC
00F5 0152	0488	ANDWF	DIGIT, 0	GET IN W
00F6 0F3F	0489	XORLW	B'00111111'	;SEE IF 0
00F7 0743	0490	BTFSS	STATUS, Z	YES THEN SKIP
00F8 0800	0491	RETLW	0	; RETURN
00F9 0C80	0492	MOVLW	B'10000000'	;ELSE BLANK D1
00FA 0172	0493	ANDWF	DIGIT	; /
00FB 0800	0494	RETLW	0	;RETURN
	0495 ;			
	0496 ;			
	0497 ;			
	0499 ;			
		DOLUMENTS C	reme tip popme a	D G AND THE INTERNAL
				B,C AND THE INTERNAL
		L TIME CLOC	CK COUNTER.	
	0502 INIT			
00FC 0C0F	0503	MOVLW	B'00001111'	; MAKE ACTIVE HIGH
00FD 0025	0504	MOVWF	PORT_A	; /
00FE 0C00	0505	MOVLW	B'00000000'	SET PORT A AS OUTPUTS
00FF 0005	0506	TRIS	PORT_A	
	0507 ;			
0100 OCFF	0508	MOVLW	B'11111111'	;SET LEVELS HIGH
0101 0026	0509	MOVWF	PORT_B	; /
0102 0C00	0510	MOVLW	B'00000000'	;SET PORT B AS OUTPUTS
0103 0006	0511	TRIS	PORT_B	
	0512 ;			
0104 0C00	0513	MOVLW	B'00000000'	;SET LEVELS LOW
0105 0027	0514	MOVWF	PORT_C	; /
0106 0C00	0515	MOVLW	B'00000000'	;SET PORT C AS OUTPUTS
0107 0007	0516	TRIS	PORT_C	; /
0107 0007		CLAI	PORT_C	, ,
0108 0C04	0517 ;	MOTIT III	D/00001001	· CEE IID DDECGAIED
	0518	MOVLW	B'00000100'	;SET UP PRESCALER
0109 0002	0519	OPTION		; /
	0520 ;			
010A 0C60	0521	MOVLW	MSEC5	;RTCC = 5 mSEC
010B 0021	0522	MOVWF	RTCC	; /
010C 0068	0523	CLRF	MSTMR	;CLEAR MSTMR
010D 0069	0524	CLRF	STMR	; & SEC TMR
010E 006A	0525	CLRF	MTMR	;& MINUTES
010F 0C12	0526	MOVLW	12H	;MAKE HRS = 12
0110 002B	0527	MOVWF	HTMR	; /
0111 002D	0528	MOVWF	HALARM	;MAKE HRS = 12
0112 006C	0529	CLRF	MALARM	; /
0113 0C03	0530	MOVLW	B'00000011'	;SET TO TEST MODE
0114 0030	0531	MOVWF	FLAG	; /
0115 0078	0532	CLRF	ALFLAG	CLEAR ALL FLAG
0116 0079	0533	CLRF	AAFLAG	; /
0117 0077	0534	CLRF	ENTFLG	; /
0117 0077 0118 0A01	0535	GOTO	TEST_HARDWARE	, ,
OIIO ONOI	0536 ;	9010	TEST_HARDWARE	
				undetes one leseted at
				updates are located at
		ress 200 an		
	0540	ORG	0200	
	0541 ;			
	0542 UPDA			
0200 0201	0543		RTCC,W	;SEE IF RTCC = 0
0201 0743	0544	BTFSS	STATUS, Z	; IF 0 THEN SKIP
0202 0A00	0545	GOTO	UPDATE_TIMERS	
0203 0C60	0546	MOVLW	MSEC5	;RTCC = 5 mSEC
0204 0021	0547	MOVWF	RTCC	; /
0205 02A8			MOTIMO	ATMO E MILLE ODG
	0548	INCF	MSTMR	; INC 5 MILLI SEC
0206 06D0	0548 0549		FLAG, KEY_HIT	; NO KEY HIT THEN SKIP
		BTFSC	FLAG, KEY_HIT	

	0551 UP_	TMR 1		
0208 0210	0552	MOVF	FLAG,W	;ALARM MODE?
0209 0E03	0553	ANDLW	•	; /
020A 0F01	0554	XORLW	B'00000001'	; /
020B 0743	0555	BTFSS	STATUS, Z	;SKIP IF YES
020C 0A14	0556	GOTO	UP_TMR_2	;DO NEXT
020D 0550	0557	BSF	FLAG,ALRMLED	;LIGHT LED
020E 0570	0558	BSF	FLAG, COLON	; /
020F 0C64	0559	MOVLW	D'100'	;IF 1/2 SEC
0210 0088	0560	SUBWF	MSTMR,0	; BLINK
0211 0703	0561	BTFSS	STATUS, C	; /
0212 0450	0562	BCF	FLAG,ALRMLED	;ALARM LED
0213 0A19	0563	GOTO	UP_TMR_3	;SKIP
	0564 UP_			
0214 0570	0565	BSF	FLAG, COLON	;TURN ON
0215 0C64	0566	MOVLW	D'100'	;<100 BLINK COLON
0216 0088	0567		MSTMR,0	<i>i</i> /
0217 0703	0568	BTFSS	STATUS, C	YES THEN SKIP
0218 0470	0569	BCF	FLAG, COLON	;ELSE TURN OFF
0010 0000	0570 UP_		110mm 0	
0219 0208	0571	MOVF	MSTMR, 0	GET MSTMR IN W
021A 0FC8	0572	XORLW	D'200'	;= 200 THEN SKIP
021B 0743	0573	BTFSS	STATUS, Z	; /
021C 0800	0574	RETLW	0	
0015 0060		C SECONDS CC		. GT TIP MG THE
021D 0068	0576	CLRF	MSTMR	CLEAR MS_TMR
021E 0216	0577	MOVF	MIN_SEC,W	GET MIN_SEC TIMER
021F 0E0F	0578	ANDLW		; MASK MINUTES
0220 0743	0579	BTFSS DECF	STATUS, Z	;ZERO THEN SKIP
0221 00F6 0222 0C09	0580		MIN_SEC	;REDUCE SECONDS ;LOAD FSR WITH S TMR
0223 0024	0581	MOVLW	STMR	_
0224 0955	0582 0583	MOVWF CALL	FSR INC_60	; / ;INC SECONDS
0224 0955 0225 0D00	0584	IORLW	0	;DO AN OPERATION
0225 0000	0585	BTFSS	STATUS, Z	; IF RETURN = 0 SKIP
0227 0A38	0586	GOTO	CHK_AL_TIM	CHK ALRM
0227 0A36		C MINUTES CC		/CHA ALKM
0228 03B6	0588	SWAPF	MIN_SEC	;SWAP MIN SEC
0229 0216	0589	MOVF		GET MIN_SEC IN W
022A 0E0F	0590	ANDLW	B'00001111'	; MASK SECONDS
022B 0743	0591	BTFSS	STATUS, Z	;SKIP IF NOT SET
022C 00F6	0592	DECF	MIN_SEC	;ELSE DEC
022D 03B6	0593	SWAPF	MIN_SEC	;SWAP BACK
022E 0966	0594	CALL	CHK_SILNC_TIM	;SILNCE ON?
022F 0C0A	0595	MOVLW	MTMR	; INC MINUTES
0230 0024	0596	MOVWF	FSR	; /
0231 0955	0597	CALL	INC_60	; /
0232 0D00	0598	IORLW	0	;DO AN OPERATION
0233 0743	0599	BTFSS	STATUS, Z	; IF 0 THEN SKIP
0234 0A38	0600	GOTO	CHK_AL_TIM	CHECK ALRAM TIME
	0601 ;IN	C HOUR COUNT		
0235 OC0B	0602	MOVLW	HTMR	GET HTMR IN FSR
0236 0024	0603	MOVWF	FSR	
0237 0989	0604	CALL	INC_HR	; INC HOURS
	0605 ;			
	0606 CHK	_AL_TIM		
0238 0718	0607	BTFSS	ALFLAG, ALONOF	; IF OFF QUIT
0239 0800	0608	RETLW	0	; /
023A 0658	0609	BTFSC	ALFLAG, SILNC	RET IF IN SILENCE
023B 0800	0610	RETLW	0	
023C 0638	0611	BTFSC	ALFLAG, INAL	;ALREADY DONE
023D 0A4D	0612	GOTO	CHK_1_MIN	;SEE IF 1 MIN UP
	0613 ;	RETLW	0	;YES THEN QUIT
023E 020D	0614		HALARM,W	CHK HRS
023F 018B	0615		HTMR,W	; EQUAL?
0240 0743	0616	BTFSS	STATUS, Z	;YES THEN SKIP
0241 0800	0617	RETLW	0	;ELSE RET
0242 020C	0618	MOVF	MALARM,W	CHK MIN
0243 018A	0619	XORWF	MTMR,W	; EQUAL?

0244	0743	0620	BTFSS	STATUS, Z	;YES THEN SKIP
0245		0621	RETLW	0	;ELSE RET
0246	0209	0622	MOVF	STMR,W	;SEE IF SEC=0
0247	0743	0623	BTFSS	STATUS, Z	;YES THEN SKIP
0248	0800	0624	RETLW	0	;NO THEN RET
0249	0538	0625	BSF	ALFLAG, INAL	;SET IN ALARM FLAG
024A		0626	MOVLW	10	;SET 1 MIN TIMER
024B		0627	MOVWF	MIN_SEC	; /
024C		0628	RETLW	0	
		0629 ;			
		0630 CHK_1_M	IIN		
024D	0396	0631	SWAPF	MIN_SEC,W	;SWAP IN W
024E	0E0F	0632	ANDLW	B'00001111'	CHK MINUTES
024F	0743	0633	BTFSS	STATUS, Z	;0 THEN SKIP
0250	0800	0634	RETLW	0	;ELSE RET
0251	0438	0635	BCF	ALFLAG, INAL	CLR IN ALARM
0252	0478	0636	BCF	ALFLAG, INAA	CLR IN AA
0253	0505	0637	BSF	PORT_A,BEP	;STOP BEEPER
0254	0800	0638	RETLW	0	
		0639 ;			
		0640 INC_60			
0255	02A0	0641	INCF	F0	; INC AND GET IN W
0256	0200	0642	MOVF	F0,0	; /
0257	0E0F	0643	ANDLW	B'00001111'	;MASK HI BITS
0258	0F0A	0644	XORLW	B'00001010'	;= 10 THEN MAKE IT 0
0259		0645	BTFSS	STATUS, Z	; /
025A	0801	0646	RETLW	1	;ELSE RETURN NON ZERO
025B	0CF0	0647	MOVLW	B'11110000'	;ZERO LSB
025C	0160	0648	ANDWF	F0	; /
025D	03A0	0649	SWAPF	F0	;SWAP INDIRECT
025E	02A0	0650	INCF	F0	;INC
025F	0200	0651	MOVF	F0,0	GET IN W
0260	03A0	0652	SWAPF	F0	;SWAP F0 BACK
0261	0F06	0653	XORLW	D'6'	;=6 THEN SKIP
0262	0743	0654	BTFSS	STATUS, Z	; /
0263	0801	0655	RETLW	1	;ELSE RETURN NZ
0264	0060	0656	CLRF	F0	; /
0265	0800	0657	RETLW	0	;RET 0
		0658 ;			
		0660 ;			
		0661 CHK_SIL	NC_TIM		
0266	0758	0662	BTFSS	ALFLAG, SILNC	CHK IF IN SILENCE
0267	0800	0663	RETLW	0	;NO THEN SKIP
0268	0396	0664	SWAPF	MIN_SEC,W	GET MIN IN W
0269		0665	ANDLW	B'00001111'	; MASK SECS
026A		0666	BTFSS	STATUS, Z	;ZERO?
026B	0800	0667	RETLW	0	; NO THEN RET
026C		0668	BCF	ALFLAG, SILNC	;RESET SILENCE
026D		0669	MOVLW	10	;SET I MIN TIMER
026E		0670	MOVWF	MIN_SEC	; /
026F	0800	0671	RETLW	0	
		0672 ;			
		0673 ;			
		0674 CHK_DE_			
0270		0675	BTFSC	ENTFLG, INKEYBEP	
0271		0676	GOTO	CHK_DEB_1	;YES THEN DEC TIMER
0272		0677	BTFSS	FLAG,KEY_BEEP	
0273		0678	GOTO	CHK_SERV	;NO, SEE IF SERVICED
0274		0679	BTFSC	ALFLAG, INAA	;IN AA?
0275	UA86	0680	GOTO	CHK_BEP_ON	;YES THEN SEE IF ON
	0.5-5	0681 CHK_DEE	_		
0276		0682	BSF	ENTFLG, INKEYBEP	
0277		0683	MOVF	DEBOUNCE, W	GET IN W
0278		0684	BTFSC	STATUS, Z	;NZ THEN SKIP
0279		0685	MOVLW	D'20'	;ELSE DB 100 mSEC
	0035	0686	MOVWF	DEBOUNCE	; /
027A					
027B	0405	0687	BCF	PORT_A,BEP	TURN ON BEEPER
027B 027C	0405 02F5	0687 0688	DECFSZ	DEBOUNCE	;DEC AND CHK
027B	0405 02F5	0687			

027E	0505	0690		BSF	PORT_A,B	EP	;TURN OFF BEEPER
			CHK_SERV				
		0692		CLRF	DEBOUNC		
		0693	;	BSF	PORT_A,	BEP	
027F		0694		BTFSS	FLAG, SER	VICED	;SERVICED THEN SKIP
0280		0695		GOTO	UP_TMR_1		;GO BACK
0281	04F0	0696		BCF	FLAG, SER	VICED	;ELSE CLEAR FLAGS
0282	04D0	0697		BCF	FLAG, KEY	_HIT	; /
0283	04B0	0698		BCF	FLAG, KEY	_BEEP	RESET FLAG
0284	04B7	0699		BCF	ENTFLG, I	NKEYBEP	; /
0285	0A08	0700		GOTO	UP_TMR_1		;GO BACK
		0701					
		0702	CHK_BEP_	_ON			
0286		0703		BTFSS	PORT_A,B		; IF OFF THEN SKIP
0287	0A08	0704		GOTO	UP_TMR_1		;ELSE WAIT
0288	0A76	0705		GOTO	CHK_DEB_	1	;RETURN
		0706	;				
		0707	;				
		0708	INC_HR				
0289	02A0	0709		INCF	F0		; INC HOUR TIMER
028A	0200	0710		MOVF	F0,W		GET HR TMR IN W
028B	0031	0711		MOVWF	TEMP		;SAVE IN TEMP
028C	0E0F	0712		ANDLW	B'000011	11'	;CHK LO BYTE = 10
028D	0F0A	0713		XORLW	D'10'		; /
028E	0743	0714		BTFSS	STATUS, Z		;YES THEN SKIP
028F	0A93	0715		GOTO	INC_AM_P	M	;ELSE CHK 12
0290	0C10	0716		MOVLW	B'000100		;LOAD 1 IN MSB
0291	0020	0717		MOVWF	F0		
0292		0718		GOTO	RESTORE_	AM PM	;RESTORE AM/PM
			INC_AM_		_	_	
0293	04E0	0720		BCF	F0,AM_PM		;CLEAR AM/PM
0294	0200	0721		MOVF	FO,W		GET IN W
0295		0722		XORLW	12H		;SEE IF 12 HEX
0296		0723		BTFSS	STATUS, Z		;YES THEN SKIP
0297		0724		GOTO	CHK 13		;ELSE CHK 13
0298		0725		BTFSS	TEMP, AM_	PM	; IF SET, SKIP
0299		0726		GOTO	SET_AM_P		;ELSE SET
029A		0727		BCF	F0,AM_PM		;CLEAR FLAG
029B		0728		RETLW	0		; RETURN
			SET_AM_I				
029C	05E0	0730	021_111_	BSF	F0,AM_PM		;SET FLAG
			CHK_13		/		
029D	0200	0732	0111(_13	MOVF	F0,W		GET IN W
029E		0733		XORLW	13H		;SEE IF 13
029F		0734		BTFSS	STATUS, Z		;YES THEN SKIP
02A0		0735		GOTO	RESTORE_		,120 11121 01121
02110	01113		SET_1_H		KEDIOKE_		
02A1	0001	0737	5E1_1_III	MOVLW	B'000000	01:	;SET TO 1
02A2		0738		MOVWF	F0	01	7551 10 1
UZAZ	5520		RESTORE		- 0		
02A3	06F1	0740	TED TOKE	BTFSC	TEMP, AM	DM	;SKIP IF AM
02A3		0741		BSF	FO, AM PM		;ELSE SET TO PM
02A4		0741		RETLW	0 AM_PM		/ELSE SEI 10 PM
UZAS	0000	0742		KEILW	U		
		0744					
		0745	,	ona	400		
		0747		ORG	400		
		0748			-		
0007			KEY DE			EOII	0.7
A000		0750		ALARM_KI		EQU	OA
000B		0751		CE_KEY		EQU	0B
000C		0752		SNOOZE_H		EQU	0C
000D		0753		AM_PM_KI		EQU	0D
000E		0754			RM_KEY		0E
000F		0755		SET_KEY		EQU	0F
		0756					
_			SERVICE_				
	07D0	0758			FLAG, KEY	_HIT	; NO KEY HIT THEN
0401	0800	0759		RETLW	0		;RETURN

0402 06F0	0760	BTFSC	FLAG, SERVICED	; IF NOT SERVICED SKIP
0403 0800	0761	RETLW	0	;ELSE RETURN
0404 05F0	0762	BSF	FLAG, SERVICED	;SET SERVICED FLAG
0405 0210	0763	MOVF	FLAG,W	GET MODE OF OPERATION
0406 0E03	0764	ANDLW	B'00000011'	; /
0407 0643	0765		STATUS, Z	;00 THEN RTM
0408 0A10	0766		RTMKS	RTM KEY SERVICE
0409 0031	0767	MOVWF		;SAVE IN TEMP
040A 02F1	0768	DECFSZ		REDUCE TEMP
040B 0A0D	0769		SK1	;SKIP
040C 0A1D	0770	GOTO	ATMKS	;01, DO ALARM MODE
	0771 SK1			
040D 02F1	0772	DECFSZ	TEMP	;REDUCE TEMP
040E 0800	0773		0	;11 THEN RETURN
040F 0A2A	0774		DEMKS	;10, DATA ENTRY MODE
	0775 ;			
	0776 ;REAL	TIME MODE	KEY SERVICE	
	0777 RTMKS			
0410 09BA	0778	CALL	CHK_AL_KEYS	CHK ALARM KEYS
0411 0D00	0779	IORLW	0	;SEE IF NZ RET
0412 0643	0780	BTFSC	STATUS, Z	;NZ THEN SKIP
0413 0800	0781	RETLW	0	;ELSE RETURN
0414 OCOF	0782	MOVLW	SET_KEY	;SEE IF SET KEY
0415 0193	0783	XORWF	NEW_KEY,W	; /
0416 0643	0784		STATUS, Z	;NO THEN SKIP
0417 0A91	0785	GOTO	SERV_SET_RTM	;SERVICE SET KEY
0418 OCOA	0786		ALARM_KEY	;ALARM KEY?
0419 0193	0787		NEW_KEY,W	; /
041A 0643	0788		STATUS, Z	;NO THEN SKIP
041B 0AAB	0789			;ELSE SERVICE ALARM
	0790 IGNOR			
041C 0800	0791	RETLW	0	;ELSE RETURN
	0792 ;			
	0702 • 31 301	M TIME MOD	E KEY SERVICE	
	UIJJ IALIAKI	M TIME MOD	E VEI SEKAICE	
	0794 ATMKS		E KEI SERVICE	
041D 09BA			CHK_AL_KEYS	;CHECK ALRM KEYS
041D 09BA 041E 0D00	0794 ATMKS			;CHECK ALRM KEYS ;CHECK IF 0
	0794 ATMKS 0795	CALL IORLW	CHK_AL_KEYS	
041E 0D00	0794 ATMKS 0795 0796	CALL IORLW	CHK_AL_KEYS 0 STATUS,Z	;CHECK IF 0
041E 0D00 041F 0643	0794 ATMKS 0795 0796 0797	CALL IORLW BTFSC RETLW	CHK_AL_KEYS 0 STATUS,Z	;CHECK IF 0 ;NZ THEN SKIP
041E 0D00 041F 0643 0420 0800	0794 ATMKS 0795 0796 0797 0798	CALL IORLW BTFSC RETLW MOVLW	CHK_AL_KEYS 0 STATUS,Z	CHECK IF 0; NZ THEN SKIP; ELSE RETURN
041E 0D00 041F 0643 0420 0800 0421 0C0F	0794 ATMKS 0795 0796 0797 0798 0799	CALL IORLW BTFSC RETLW MOVLW XORWF	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY	CHECK IF 0  NZ THEN SKIP  ELSE RETURN  SEE IF SET KEY
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193	0794 ATMKS 0795 0796 0797 0798 0799 0800	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z	CHECK IF 0  NZ THEN SKIP ELSE RETURN SEE IF SET KEY  , /
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W	CHECK IF 0  NZ THEN SKIP ELSE RETURN SEE IF SET KEY  , /
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W	CHECK IF 0 CONTROL OF THEM SKIP CELSE RETURN CONTROL OF SKIP CONTROL OF SKIP CHECK OF THEM SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY	CHECK IF 0  NZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  NO THEN SKIP  GET ALARM KEY
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ;	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE	CHECK IF 0  NZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  NO THEN SKIP  GET ALARM KEY  SEE IF HIT  NO THEN SKIP  ELSE SERVICE
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO CALL	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE CHK_AL_KEYS	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  ELSE SERVICE
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808; 0809 ;DATA 0810 DEMKS 0811	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO CALL IORLW	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE CHK_AL_KEYS 0	CHECK IF 0  NZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  NO THEN SKIP  GET ALARM KEY  SEE IF HIT  NO THEN SKIP  ELSE SERVICE  CHECK ALARM KEYS  CHK IF 0
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808; 0809 ; DATA 0810 DEMKS 0811 0812	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO CALL IORLW BTFSC	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  ELSE SERVICE  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C 042A 09BA 042A 09BA 042B 0D00 042C 0643 042D 0800	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  ENTRY MOD  CALL IORLW BTFSC RETLW MOVLW	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS  0 STATUS,Z  0 STATUS,Z	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C 042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  ENTRY MOD  CALL IORLW BTFSC RETLW MOVLW	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  ELSE SERVICE  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C 042A 09BA 042B 0D00 042C 0643 042D 0800 042F 0193	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808; 0809;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W	CHECK IF 0  NZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  NO THEN SKIP  GET ALARM KEY  SEE IF HIT  NO THEN SKIP  ELSE SERVICE  CHECK ALARM KEYS  CHK IF 0  NZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END    / /
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0430 0643	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817	CALL IORLW BTFSC RETLW MOVUW XORWF BTFSC GOTO MOVUW XORWF BTFSC GOTO GOTO  ENTRY MOD  CALL IORLW BTFSC RETLW MOVUW XORWF BTFSC RETLW MOVUW XORWF BTFSC GOTO	CHK_AL_KEYS 0 SET_KEY NEW_KEY,W STATUS,Z SERY_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z	CHECK IF 0 INZ THEN SKIP ELSE RETURN SEE IF SET KEY INO THEN SKIP GET ALARM KEY SEE IF HIT INO THEN SKIP ELSE SERVICE  CHECK ALARM KEYS CHK IF 0 INZ THEN SKIP ELSE RETURN IF SET KEY THEN END IN INO THEN SKIP
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042C 0643 042D 0800 042E 0C0F 042F 0193 0430 0643 0431 0A3F 0433 0193	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC RETLW MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  INO THEN SKIP  GOTO END  IF CLEAR ENTRY  IF CLEAR ENTRY
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0430 0643 0431 0A3F 0432 0C0B 0433 0193 0434 0643	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 STATUS,Z 0 STATUS,Z 0 STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  INO THEN SKIP  GOTO END  IF CLEAR ENTRY
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0431 0A3F 0432 0C0B 0433 0193 0435 0A48	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO GOTO	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS  0 SET_KEY NEW_KEY,W STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_1	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  INO THEN SKIP  GOTO END  IF CLEAR ENTRY  IF CLEAR ENTRY
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0431 0A3F 0432 0C0B 0433 0193 0434 0643 0435 0A48 0436 0737	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820 0821 0822 0823	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  ENTRY MOD  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO BTFSS	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS  0 SET_KEY NEW_KEY,W STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_1 ENTFLG,HR10	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  INO THEN SKIP  GOTO END  IF CLEAR ENTRY  SKIP IF NO  ABANDON ENTRY  10'S HRS DONE?
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042C 0643 042D 0800 042F 0193 0430 0643 0431 0A3F 0432 0C0B 0433 0193 0434 0643 0435 0A48 0436 0737 0437 0A54	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820 0821 0822 0823	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO GOTO  CALL GOTO CALL GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_1 ENTFIG,HR10 ENT_HR_10	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  IF SET KEY THEN END  IF CLEAR ENTRY  SKIP IF NO  ABANDON ENTRY  10'S HRS DONE?  INO THEN GET
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0430 0643 0431 0A3F 0432 0C0B 0433 0193 0434 0643 0435 0A48 0436 0737 0437 0A54 0438 0757	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820 0821 0822 0823	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO GOTO  CALL GOTO CALL GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMTS_END CE_KEY NEW_KEY,W STATUS,Z DEMTS_END CE_KEY NEW_KEY,W STATUS,Z DEMTS_END LENTFLG,HR10 ENTFLG,HR10 ENTFLG,HR	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  IF SET KEY THEN END  IF CLEAR ENTRY  INO THEN SKIP  GOTO END  IF CLEAR ENTRY  IN SKIP IF NO  ABANDON ENTRY  10'S HRS DONE?  INO THEN GET  INT THEN GET  INT THEN DONE?
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042C 0643 042D 0800 042F 0193 0430 0643 0431 0A3F 0432 0C0B 0433 0193 0434 0643 0435 0A48 0436 0737 0437 0A54	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820 0821 0822 0823	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO GOTO  CALL GOTO CALL GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_1 ENTFLG,HR10 ENTFLG,HR ENT_HRS	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  IF SET KEY THEN END  IF CLEAR ENTRY  SKIP IF NO  ABANDON ENTRY  10'S HRS DONE?  INO THEN GET
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0431 0A3F 0432 0C0B 0433 0193 0434 0643 0435 0A48 0436 0737 0437 0A54 0438 0757 0439 0A5F 043A 0777	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820 0821 0822 0823 0824 0825 0826	CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVLW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC GOTO MOVLW XORWF BTFSC GOTO MOVLW XORWF BTFSC GOTO BTFSS GOTO BTFSS GOTO BTFSS	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS 0 SET_KEY NEW_KEY,W STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_1 ENTFLG,HR ENT_HR_10 ENTFLG,HR ENT_HRS ENTFLG,MIN10	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  INO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  INO THEN SKIP  GOTO END  IF CLEAR ENTRY  INO THEN SKIP  SKIP IF NO  ABANDON ENTRY  IO'S HRS DONE?  INO THEN GET  HRS DONE?  INO THEN GET  IO'S MIN. DONE?
041E 0D00 041F 0643 0420 0800 0421 0C0F 0422 0193 0423 0643 0424 0A9C 0425 0C0A 0426 0193 0427 0643 0428 0AA2 0429 0A1C  042A 09BA 042B 0D00 042C 0643 042D 0800 042E 0C0F 042F 0193 0430 0643 0431 0A3F 0432 0C0B 0433 0193 0434 0643 0435 0A48 0436 0737 0437 0A54 0438 0757 0439 0A5F	0794 ATMKS 0795 0796 0797 0798 0799 0800 0801 0802 0803 0804 0805 0806 0807 0808 ; 0809 ;DATA 0810 DEMKS 0811 0812 0813 0814 0815 0816 0817 0818 0819 0820 0821 0822 0823 0824 0825 0826	CALL IORLW BTFSC RETLW MOVUW XORWF BTFSC GOTO MOVUW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVUW XORWF BTFSC GOTO GOTO  CALL IORLW BTFSC RETLW MOVUW XORWF BTFSC GOTO MOVUW XORWF BTFSC GOTO BTFSS GOTO BTFSS GOTO	CHK_AL_KEYS  0 STATUS,Z  0 SET_KEY NEW_KEY,W STATUS,Z SERV_SET_ATM ALARM_KEY NEW_KEY,W STATUS,Z SERV_ALARM_ATM IGNORE_KEY  E KEY SERVICE  CHK_AL_KEYS 0 STATUS,Z 0 SET_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END CE_KEY NEW_KEY,W STATUS,Z DEMKS_END_1 ENTFLG,HR10 ENTFLG,HR10 ENTFLG,HR	CHECK IF 0  INZ THEN SKIP  ELSE RETURN  SEE IF SET KEY  INO THEN SKIP  GET ALARM KEY  SEE IF HIT  NO THEN SKIP  CHECK ALARM KEYS  CHK IF 0  INZ THEN SKIP  ELSE RETURN  IF SET KEY THEN END  IF SET KEY THEN END  IF CLEAR ENTRY  SKIP IF NO  ABANDON ENTRY  INO THEN GET  HRS DONE?  NO THEN GET  HRS DONE?  INO THEN GET

043C (					
	0797	0829	BTFSS	ENTFLG, MIN	;MIN DONE?
043D (		0830		ENT_MIN	; NO THEN GET
043E (	UA8 /	0831		ENT_AM_PM	; NO THEN GET
		0832 DEM	_		
043F (	0717	0833	BTFSS	ENTFLG, RTATS	GET OLD STATUS
0440 (	0A4D	0834	GOTO	LD_RTM	;LOAD IN TIME
0441 (	020E	0835	MOVF	MENTRY, W	;LD IN ALARM
0442		0836		MALARM	; /
0443 (		0837	MOVF		
				HENTRY,W	<i>i</i> /
0444 (		0838		HALARM	; /
0445 (	0450	0839		FLAG,ALRMLED	
0446 (	0618	0840	BTFSC	ALFLAG, ALONOF	;SEE IF ON-OFF
0447 (	0550	0841	BSF	FLAG, ALRMLED	;ELSE SET
			IKS_END_1	•	
0448	0410		BCF	FLAG,0	;RTM MODE
		0843			
0449 (		0844	BCF	FLAG,1	; /
044A (	0490	0845	BCF	FLAG,FLASH	STOP FLASH
		0846 SEF	RV_COM_RET		
044B (	05B0	0847	BSF	FLAG, KEY_BEEP	
044C (		0848	RETLW	0	; RETURN
0440 (	0000		KEILIM	0	/ KEI OKN
		0849 ;			
		0850 LD_			
044D (	020E	0851	MOVF	MENTRY,W	;LD IN RTM
044E (	002A	0852	MOVWF	MTMR	; /
044F (	020F	0853	MOVF	HENTRY, W	; /
0450		0854		HTMR	; /
0451		0855		MSTMR	;CLR TIME
0452 (		0856		STMR	; /
0453 (	0A48	0857	GOTO	DEMKS_END_1	GO BACK
		0858 ;			
		0859 ENT	_HR_10		
0454 (	0213	0860	MOVE	NEW KEY,W	;SEE IF 0
0455 (		0861		STATUS, Z	;NZ THEN SKIP
0456		0862		LD_HENTRY_0	;LOAD 0
0457 (	02D3	0863		NEW_KEY,0	;1 THE SKIP
0458	0A1C	0864	GOTO	IGNORE_KEY	;ELSE IGNORE KEY
0459 (	058F	0865	BSF	HENTRY, 4	;SET TO 1
045A	0537	0866	BSF	ENTFLG, HR10	;SET FLAG
045B		0867	GOTO	SERV_COM_RET	GO GET NEXT
0435	UATD	0007	9010	SERV_COM_RET	7GO GEI NEXI
		0000			
			HENTRY_0		
045C		0869	BCF	HENTRY, 4	;SET TO 0
045C (				HENTRY, 4 ENTFLG, HR10	;SET TO 0
	0537	0869	BCF		;SET TO 0
045D (	0537	0869 0870 0871	BCF BSF GOTO	ENTFLG, HR10	
045D ( 045E (	0537 0A4B	0869 0870 0871 0872 ENT	BCF BSF GOTO LHRS	ENTFLG,HR10 SERV_COM_RET	i
045D ( 045E (	0537 0A4B 0C0F	0869 0870 0871 0872 ENT	BCF BSF GOTO CHRS MOVLW	ENTFLG, HR10 SERV_COM_RET HENTRY	;;;
045D ( 045E ( 045F ( 0460 (	0537 0A4B 0C0F 0024	0869 0870 0871 0872 ENT 0873 0874	BCF BSF GOTO '_HRS MOVLW MOVWF	ENTFLG, HR10 SERV_COM_RET HENTRY FSR	; ;USE INDIRECT ADDR. ; /
045D ( 045E ( 045F ( 0460 ( 0461 (	0537 0A4B 0C0F 0024 068F	0869 0870 0871 0872 ENT 0873 0874 0875	BCF BSF GOTO CHRS MOVLW MOVWF BTFSC	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4	; ;USE INDIRECT ADDR. ; / ;SEE IF 0
045D ( 045E ( 045F ( 0460 ( 0461 ( 0462 (	0537 0A4B 0C0F 0024 068F 0A6D	0869 0870 0871 0872 ENT 0873 0874	BCF BSF GOTO CHRS MOVLW MOVWF BTFSC	ENTFLG, HR10 SERV_COM_RET HENTRY FSR	; ;USE INDIRECT ADDR. ; /
045D ( 045E ( 045F ( 0460 ( 0461 (	0537 0A4B 0C0F 0024 068F 0A6D	0869 0870 0871 0872 ENT 0873 0874 0875	BCF BSF GOTO -HRS MOVLW MOVWF BTFSC GOTO	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4	; ;USE INDIRECT ADDR. ; / ;SEE IF 0
045D (045E (0461 (0462 (0463 (046) (0463 (0463 (046) (0463 (046) (0463 (046) (0463 (046) (046) (046) (046) (046) (046) (046) (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877	BCF BSF GOTO CHRS MOVLW MOVWF BTFSC GOTO MOVLW	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10'	; ;USE INDIRECT ADDR. ; , / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9
045E (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878	BCF BSF GOTO C_HRS MOVLW MOVWF BTFSC GOTO MOVLW SUBWF	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W	; ;USE INDIRECT ADDR. ; ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; , /
045E (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878	BCF BSF GOTO C_HRS MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP
045E (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0003 0003 0603 0A1C	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0876 0877 0878 0879	BCF BSF GOTO C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C	; ;USE INDIRECT ADDR. ; ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; , /
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0879 0880 0881 ENT	BCF BSF GOTO  CHRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO CLO_COM1	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE
045E (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0876 0877 0878 0879	BCF BSF GOTO C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0879 0880 0881 ENT	BCF BSF GOTO  CHRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO CLO_COM1	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0879 0880 0881 ENT	BCF BSF GOTO T_HRS MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO T_LO_COM1 BSF	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE
045D (045E (046F (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557	0869 0870 0871 0872 0873 0874 0875 0876 0877 0878 0879 0880 0881 ENT 0882	BCF BSF GOTO C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM MOVF	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS
045D (045E (046F (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0879 0880 0881 ENT 0882 0883 ENT 0884	BCF BSF GOTO  CHRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO CLO_COM1 BSF CLO_COM MOVF ANDLW	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR F0, W B'11110000'	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557	0869 0870 0871 0871 0872 0873 0874 0875 0876 0877 0878 0879 0880 0881 ENT 0882 0883 ENT 0884 0885	BCF BSF GOTO  T_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO T_LO_COM1 BSF T_LO_COM MOVF ANDLW LORWF	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR F0, W B'11110000' NEW_KEY, W	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557 0200 0EF0 0113 0020	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0879 0881 ENT 0882 0881 ENT 0882 0883 ENT 0885	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM MOVF ANDLW LORWF MOVWF	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR F0, W B'11110000' NEW_KEY, W F0	; ;USE INDIRECT ADDR. ; ;/ ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557 0200 0EF0 0113 0020	0869 0870 0871 0872 0873 0874 0875 0876 0877 0878 0879 0880 0881 0882 0883 0884 0885 0886 0887 0888	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM MOVF ANDLW IORWF MOVWF GOTO	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR F0, W B'11110000' NEW_KEY, W F0	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557 0200 0EF0 0113 0020	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0879 0881 ENT 0882 0881 ENT 0882 0883 ENT 0885	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM MOVF ANDLW IORWF MOVWF GOTO	ENTFLG, HR10 SERV_COM_RET HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR F0, W B'11110000' NEW_KEY, W F0	; ;USE INDIRECT ADDR. ; ;/ ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B	0869 0870 0871 0872 0873 0874 0875 0876 0877 0878 0879 0880 0881 0882 0883 0884 0885 0886 0887 0888	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM MOVF ANDLW IORWF MOVWF GOTO	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET	; ;USE INDIRECT ADDR. ; ;/ ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557 0200 0EF0 0113 0020 0A4B	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0889 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 8889 ALI	BCF BSF GOTO  T_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM1 BSF ANDLW IORWF MOVWF GOTO  .OWO_2 MOVLW	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET D'3'	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK ;GET NEXT ;SEE IF 0 - 2
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0603 0A1C 0557 0200 0EF0 0113 0020 0A4B	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0889 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 0889 ALI 0890	BCF BSF GOTO  T_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO T_LO_COM1 BSF T_LO_COM MOVF ANDLW LORWF MOVWF GOTO  .OW0_2 MOVLW SUBWF	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET D'3' NEW_KEY, W	; ;USE INDIRECT ADDR. ; ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK ;GET NEXT ;SEE IF 0 - 2 ; /
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0889 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 0889 0890 0891	BCF BSF GOTO  T_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO T_LO_COM1 BSF T_LO_COM MOVF ANDLW IORWF MOVWF GOTO OWO_2 MOVLW SUBWF BTFSC	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET  D'3' NEW_KEY, W STATUS, C	; ;USE INDIRECT ADDR. ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK ;GET NEXT ;SEE IF 0 - 2
045D (045E (046E (046E (046D (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B 0C03 0093 0093	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0889 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 0889 ALI 0892 0893	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO MOVF ANDLW IORWF MOVF GOTO  .OWO_2 MOVLW SUBWF BTFSC GOTO ANDLW IORWF GOTO .OWO_2 MOVLW SUBWF BTFSC GOTO	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET D'3' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ;
045D (045E (046E (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B 0C03 0093 0093	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0889 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 0889 0890 0891	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO MOVF ANDLW IORWF MOVF GOTO  .OWO_2 MOVLW SUBWF BTFSC GOTO ANDLW IORWF GOTO .OWO_2 MOVLW SUBWF BTFSC GOTO	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET  D'3' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ; ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; ;IF C THEN SKIP ;ELSE IGNORE ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK ;GET NEXT ;SEE IF 0 - 2 ; /
045D (045E (046E (046E (046D (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B 0C03 0093 0093	0869 0870 0871 0872 ENT 0873 0874 0875 0876 0877 0878 0889 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 0889 ALI 0892 0893	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO MOVF ANDLW IORWF MOVF GOTO  .OWO_2 MOVLW SUBWF BTFSC GOTO ANDLW IORWF GOTO .OWO_2 MOVLW SUBWF BTFSC GOTO	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET D'3' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ;
045D (045E (046E (046E (046D (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B 0C03 0093 0093	0869 0870 0871 0872 ENT 0873 0874 0875 0878 0877 0878 0880 0881 ENT 0882 0883 ENT 0884 0885 0886 0887 0888 ALI 0890 0891 0894	BCF BSF GOTO  T_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO T_LO_COM1 BSF T_LO_COM MOVF ANDLW IORWF MOVWF GOTO  .OWO_2  MOVLW SUBWF BTFSC GOTO GOTO	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET D'3' NEW_KEY, W STATUS, C IGNORE_KEY	; ;USE INDIRECT ADDR. ;
045D (045E (046E (046E (047D (0471 (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B 0C03 0093 0603 0A1C	0869 0870 0871 0872 0873 0874 0875 0876 0877 0878 0889 0881 0882 0883 0884 0885 0886 0887 0888 0889 0891 0892 0893 0894 0895;	BCF BSF GOTO  C_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO C_LO_COM1 BSF C_LO_COM MOVF ANDLW IORWF MOVWF GOTO OW0_2  MOVLW SUBWF BTFSC GOTO GOTO C_MIN_10	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET  D'3' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR	; ;USE INDIRECT ADDR. ; ; / ;SEE IF 0 ;YES THEN 0,1&2 ;SEE IF 0 - 9 ; / ;IF C THEN SKIP ;ELSE IGNORE  ;SET FLAG ;LD HRS ;MASK LO NIBL ;OR NEW KEY ;SAVE BACK ;GET NEXT  ;SEE IF 0 - 2 ; / ;<3 THEN SKIP ; /
045D (045E (046E (046E (046D (	0537 0A4B 0C0F 0024 068F 0A6D 0C0A 0093 0A1C 0557 0200 0EF0 0113 0020 0A4B 0C03 0093 0603 0A1C	0869 0870 0871 0872 0873 0874 0875 0876 0877 0878 0889 0881 0882 0883 0884 0885 0886 0887 0888 0899 0891 0890 0891 0892 0893 0894 ; 0896 ENT	BCF BSF GOTO  T_HRS  MOVLW MOVWF BTFSC GOTO MOVLW SUBWF BTFSC GOTO T_LO_COM1 BSF T_LO_COM MOVF ANDLW IORWF MOVWF GOTO  .OWO_2  MOVLW SUBWF BTFSC GOTO GOTO	ENTFLG, HR10 SERV_COM_RET  HENTRY FSR HENTRY, 4 ALLOWO_2 D'10' NEW_KEY, W STATUS, C IGNORE_KEY  ENTFLG, HR  F0, W B'11110000' NEW_KEY, W F0 SERV_COM_RET  D'3' NEW_KEY, W STATUS, C IGNORE_KEY ENTFLG, HR	; ;USE INDIRECT ADDR. ;

0473	0024	0898	MOV	WF FSR		; /
	0C06	0899		LW D'6'		;ALLOW 0 - 5
	0093	0900		WF NEW K		; /
				_		
	0603	0901		SC STATU		;IF C THEN SKIP
	0A1C	0902		O IGNOR		;ELSE IGNORE
	0380	0903	SWA			;SWAP AND GET
0479	0EF0	0904	AND	LW B'111:	10000'	;MASK LO NIBL
047A	0113	0905	IOR	WF NEW_K	EY,W	OR NEW KEY
047B	0020	0906	MOV	WF F0		;SAVE BACK
047C	03A0	0907	SWA	PF F0		;SWAP BACK
047D	0577	0908	BSF	ENTFL	G.MIN10	
047E	0A4B	0909	GOT	ENTFLO O SERV_O	COM_RET	GET NEXT
	*****	0910 ;				
			ENT_MIN			
0475	0C0E	0912		LW MENTR	.,	;DO INDIRECT
			MOV			
	0024	0913	MOV			<i>;</i> /
	0C0A	0914		LW D'10'		;ALLOW 0 - 9
0482	0093	0915	SUE	WF NEW_K		;SEE IF >
0483	0603	0916		SC STATU:	S,C	;NO THEN SKIP
0484	0A1C	0917	GOT	O IGNOR	E_KEY	;ELSE IGNORE
0485	0597	0918	BSF	ENTFL	G,MIN	;SET FLAG
0486	0A68	0919	GOT		O_COM	; /
		0920 ;		_		·
			ENT_AM_PM			
0407	0C0D	0921 E		LW AM PM	IZ ESZ	· AM / DM ZEVO
			MOV			;AM/PM KEY?
	0193	0923	XOR	_		; /
	0743	0924		SS STATU		;YES THEN SKIP
	0A1C	0925	GOT		E_KEY	
048B	07EF	0926	BTF			;TEST BIT
048C	0A8F	0927	GOT	O SETAM	PM	;ELSE SET
048D	04EF	0928	BCF	HENTR	Y,AM_PM	;CLEAR FLAG
048E	0A4B	0929	GOT	O SERV	COM_RET	GOTO END
			SETAMPM	_	_	
048F	05EF	0931	BSF	HENTR	Y,AM_PM	;SET FLAG
	0A4B	0932	GOT		COM_RET	/BEI IEMO
0470	UATD	0933 ;		O SERV_	COM_KET	
		0934 ;				
		0935 ;				
		0936 S	SERV_SET_RI	M		
0491	020A	0937	MOV	F MTMR,	M	TRANSFER TIME
0492	002E	0938	MOV	WF MENTR	Y	;TO DATA ENTRY
0493	020B	0939	MOV	F HTMR,	W	; /
0494	002F	0940	MOV	WF HENTR	Y	; /
			SERV_COM			•
0495	0210	0942		F FLAG,	TAT	;SAVE IN W
	0E01	0943		LW B'000		;ATM OR RTM MODE?
	0037			WF ENTFL		;SAVE IN ENTFLG
		0944				
	0CF2	0945		LW B'111:		FORCE 1S
	0130	0946	IOR			; /
	0410	0947		FLAG,	D	; /
049B	0800	0040	RET	LW 0		
		0948	1122	2		
		0948				
		0949 ;				
049C	020C	0949 ;		М	M.W	;TRANSFER ALARM
	020C 002E	0949 ; 0950 S	SERV_SET_AT	M F MALARI		;TRANSFER ALARM ;TO DATA ENTRY
049D	002E	0949 ; 0950 S 0951 0952	SERV_SET_AT MOV MOV	M F MALARI WF MENTR	Y M W	;TO DATA ENTRY
049D 049E	002E 020D	0949 ; 0950 S 0951 0952 0953	SERV_SET_AT MOV MOV MOV	M F MALARI WF MENTR' F HALARI	Y M W	;TO DATA ENTRY
049D 049E 049F	002E 020D 002F	0949 ; 0950 S 0951 0952 0953 0954	SERV_SET_AT MOV MOV MOV MOV	M F MALARI WF MENTR F HALARI WF HENTR	Y M,W Y	;TO DATA ENTRY ; / ; /
049D 049E 049F 04A0	002E 020D 002F 0518	0949; 0950 S 0951 0952 0953 0954 0955	SERV_SET_AT MOV MOV MOV MOV BSF	M F MALARI WF MENTR F HALARI WF HENTR ALFLA	Y M,W Y G,ALONOF	;TO DATA ENTRY ; / ;SET FLAG
049D 049E 049F 04A0	002E 020D 002F	0949; 0950 S 0951 0952 0953 0954 0955 0956	BERV_SET_AT MOV MOV MOV MOV BSF	M F MALARI WF MENTR F HALARI WF HENTR ALFLA	Y M,W Y G,ALONOF	;TO DATA ENTRY ; / ; /
049D 049E 049F 04A0	002E 020D 002F 0518	0949; 0950 S 0951 0952 0953 0954 0955 0956	BERV_SET_AT MOV MOV MOV MOV BSF GOT	M F MALARI WF MENTR F HALARI WF HENTR ALFLA	Y M,W Y G,ALONOF	;TO DATA ENTRY ; / ;SET FLAG
049D 049E 049F 04A0 04A1	002E 020D 002F 0518 0A95	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ;	BERV_SET_AT MOV MOV MOV BSF GOT	M F MALARI WF MENTR' F HALARI WF HENTA ALFLA O SERV_ ATM	Y M,W Y G,ALONOF COM	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON
049D 049E 049F 04A0 04A1	002E 020D 002F 0518 0A95	0949; 0950 S 0951 0952 0953 0954 0955 0956	BERV_SET_AT MOV MOV MOV MOV BSF GOT	M F MALAR! WF MENTR: F HALAR! WF HENTR: ALFLA! O SERV_C	Y M,W Y G,ALONOF COM G,ALONOF	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON ;TEST ON/OFF
049D 049E 049F 04A0 04A1	002E 020D 002F 0518 0A95	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ;	BERV_SET_AT MOV MOV MOV BSF GOT	M F MALAR! WF MENTR: F HALAR! WF HENTR: ALFLA! O SERV_C	Y M,W Y G,ALONOF COM G,ALONOF	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON
049D 049E 049F 04A0 04A1	002E 020D 002F 0518 0A95	0949; 0950 S 0951 0952 0953 0954 0955 0956 0957; 0958 S	SERV_SET_AT MOV MOV MOV BSF GOT SERV_ALARM_	M F MALARI WF MENTR' F HALARI WF HENTR ALFLA O SERV_ ATM SS ALFLA O SET_A:	Y M,W Y G,ALONOF COM G,ALONOF LONOF	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON ;TEST ON/OFF
049D 049E 049F 04A0 04A1 04A2 04A3	002E 020D 002F 0518 0A95	0949; 0950 S 0951 0952 0953 0954 0955 0956 0957; 0958 S 0959	SERV_SET_AI MOV MOV MOV BSF GOT SERV_ALARM_BTF	M F MALARI WF MENTR F HALARI WF HENTR ALFLA O SERV O ATM SS ALFLA ALFLA ALFLA	Y M,W Y G,ALONOF COM G,ALONOF LONOF G,ALONOF	;TO DATA ENTRY ; ; / ; ;SET FLAG ;GOTO COMMON  ;TEST ON/OFF ;SET ON/OF FLG ;CLEAR FLAG
049D 049E 049F 04A0 04A1 04A2 04A3	002E 020D 002F 0518 0A95	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ; 0958 S 0959 0960 0961 0962	SERV_SET_AT  MOV  MOV  MOV  BSF  GOT  SERV_ALARM_ BTF  GOT  BCF	M F MALARI WF MENTR F HALARI WF HENTR ALFLA O SERV O ATM SS ALFLA ALFLA ALFLA	Y M,W Y G,ALONOF COM G,ALONOF LONOF G,ALONOF	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON  ;TEST ON/OFF ;SET ON/OF FLG
049D 049F 049F 04A0 04A1 04A2 04A3 04A4	002E 020D 002F 0518 0A95 0718 0AA6 0418 0AA7	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ; 0958 S 0959 0960 0961 0962 0963 S	SERV_SET_ATMOV MOV MOV BSF GOT SERV_ALARM_ BTF GOT BCF GOT GOT SET_ALONOF	M MALARI F MALARI WF MENTR' F HALARI WF HENTR' ALFLA' O SERV_( ATM SS ALFLA' O SET_A' ALFLA' O SERV_(	Y M,W Y G,ALONOF COM G,ALONOF LONOF G,ALONOF ATM_COM	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON  ;TEST ON/OFF ;SET ON/OF FLG ;CLEAR FLAG ;RET THRO COM
049D 049F 049F 04A0 04A1 04A2 04A3 04A4	002E 020D 002F 0518 0A95	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ; 0958 S 0959 0960 0961 0962 0963 S	SERV_SET_AI  MOV  MOV  MOV  BSF GOT  SERV_ALARM_ BTF GOT BCF GOT  SET_ALONOF	M F MALARI WF MENTR' F HALARI WF HENTR' ALFLA' O SERV_( ATM SS ALFLA' O SET_A' ALFLA' ALFLA' ALFLA' ALFLA' ALFLA'	Y M,W Y G,ALONOF COM G,ALONOF LONOF G,ALONOF	;TO DATA ENTRY ; / ; / ;SET FLAG ;GOTO COMMON  ;TEST ON/OFF ;SET ON/OF FLG ;CLEAR FLAG ;RET THRO COM
049D 049E 049F 04A0 04A1 04A2 04A3 04A4 04A5	002E 020D 002F 0518 0A95 0718 0AA6 0418 0AA7	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ; 0958 S 0959 0960 0961 0962 0963 S 0964 0965 S	SERV_SET_AI  MOV  MOV  MOV  BSF GOT  SERV_ALARM  BTF GOT BCF GOT  SET_ALONOF BSF SERV_ATM_CC	M F MALARI WF MENTR' F HALARI WF HENTR ALFLA O SERV_ ATM SS ALFLA O SET_A ALFLA ALFLA M	Y M,W Y G,ALONOF COM G,ALONOF LONOF G,ALONOF ATM_COM G,ALONOF	;TO DATA ENTRY ; ; / ; ; / ; SET FLAG ;GOTO COMMON  ;TEST ON/OFF ;SET ON/OF FLG ;CLEAR FLAG ;RET THRO COM ;SET FLAG
049D 049E 049F 04A0 04A1 04A2 04A3 04A4 04A5	002E 020D 002F 0518 0A95 0718 0AA6 0418 0AA7	0949 ; 0950 S 0951 0952 0953 0954 0955 0956 0957 ; 0958 S 0959 0960 0961 0962 0963 S	SERV_SET_AI  MOV  MOV  MOV  BSF GOT  SERV_ALARM_ BTF GOT BCF GOT  SET_ALONOF	M F MALARI WF MENTR' F HALARI WF HENTR ALFLA O SERV_ ATM SS ALFLA O SET_A ALFLA ALFLA M	Y M,W Y G,ALONOF COM G,ALONOF LONOF G,ALONOF ATM_COM	;TO DATA ENTRY ; ; / ; ; / ; SET FLAG ;GOTO COMMON  ;TEST ON/OFF ;SET ON/OF FLG ;CLEAR FLAG ;RET THRO COM ;SET FLAG

04A8	0CF0	0967	MOVLW	B'11110000'	;CLEAR SEC COUNT
04A9		0968	ANDWF	MIN_SEC	; /
04AA	0800	0969	RETLW	0	;RETURN
		0970 ;			
		0971 SERV_AL	ARM_RTM		
04AB	05B0	0972	BSF	FLAG,KEY_BEEP	;SET BEEP FLAG
04AC	0510	0973	BSF	FLAG,0	;SET TO ALARM TIME
04AD	0430	0974	BCF	FLAG,1	; /
04AE	0C05	0975	MOVLW	D'05'	;SAVE 5 IN MIN_SEC
04AF	0036	0976	MOVWF	MIN_SEC	; /
04B0	0800	0977	RETLW	0	
		0978 ;			
		0979 SERV_SN	OOZE		
04B1	0CA0	0980	MOVLW	0A0	;SNOOZE FOR 10 MINS
04B2	0036	0981	MOVWF	MIN_SEC	; /
04B3	0558	0982	BSF	ALFLAG, SILNC	;SET FLAG
		0983 CLR_AL_	COM		
04B4	05B0	0984			;SET BEEP FLAG
04B5	007A	0985	CLRF	AATMR	RESET AA TIMER
04B6	0079	0986	CLRF	AAFLAG	CLEAR AA FLAGS
04B7	0478	0987	BCF	ALFLAG, INAA	RESET INAA FLAG
04B8	0505	0988	BSF	PORT_A,BEP	;TURN OFF BEEPER
04B9	0800	0989	RETLW	0	;RET
		0990 ;			
		0991 CHK_AL_	KEYS		
04BA		0992	BTFSS	ALFLAG, ALONOF	;ALARM ON?
04BB		0993	RETLW	1	; NO THEN RET
04BC		0994	BTFSS	ALFLAG, INAL	;IN ALARM?
	0801	0995	RETLW	1	; NO THEN SKIP
04BE		0996	MOVLW		; CHECK IF CLR ALARM
	0193	0997	XORWF		; /
	0643	0998	BTFSC		; NO THEN SKIP
	0AC7	0999		CLR_ALARM	;ELSE CLEAR ALARM
	0C0C	1000	MOVLW	_	;SEE IF SNOOZE HIT
04C3		1001	XORWF		; /
	0743	1002	BTFSS	STATUS, Z	;YES THEN SKIP
	0801	1003	RETLW	1	
04C6	0AB1	1004	GOTO	SERV_SNOOZE	
		1005 ;			
		1006 CLR_ALA			
04C7		1007		ALFLAG, INAL	;CLEAR ALARM
04C8		1008		ALFLAG, SILNC	;CLEAR SILENCE
04C9		1009		B'00001111'	;CLEAR MINS
	0176	1010		MIN_SEC	; /
04CB	0AB4	1011	GOTO	CLR_AL_COM	
		1012 ;	222	600	
		1013	ORG	600	
				m is set, then the sounding the alar	nis routine takes care of
			ming in a	sounding the alar	ш.
		1016 ;	7		
0600	0720	1017 SOUND_A 1018	BTFSS	ALFLAG, INAL	;SKIP IF IN ALRM
0601		1019	RETLW	O INAL	;ELSE RETURN
0602		1020	BTFSC	ALFLAG, SILNC	;SKIP IF NOT IN SIL
0603		1021	RETLW	0	;ELSE RET
0604		1022	BTFSC		;SKIP IF NOT IN KEY BEP
0605		1023	GOTO	CHK_COLSN	CHK COLLISION
0003	UASS	1024 SND_AA_		CIIIC_COLISIN	7CIIIC COLLISION
0606	0778	1024 SND_AA_ 1025		ALFLAG, INAA	;SKIP IF IN AA
0000	0770	1026 SND_AA_		ADF DAG, INAA	/SKIF IF IN AA
0607	0919	1020 SND_AA_ 1027		INIT_AA	;INIT ALL
	0719	1028			;SKIP IF DONE
	0A21	1029			;DO FIRST CYCL
	0739	1030	BTFSS	AAFLAG,1	;SKIP IF DONE
	0A29	1031			;ELSE 2ND CYCLE
	0759	1032	BTFSS		;SKIP IF DONE
	0A31	1032		DO CYCL2	;ELSE DO 3RD CYCLE
	0779	1034		AAFLAG,3	;SKIP IF DONE
	0A39	1035	GOTO	DO_CYCL3	;DO CYCLE 4
3001		_,,,,	3010		

0610	0799	1036	В	TFSS	AAFLAG,4	;SKIP IF DONE
0611	0A3E	1037	G		DO_CYCL4	;DO CYCLE 5
0612	07B9	1038	В	TFSS	AAFLAG,5	;SKIP IF DONE
	0A43	1039	G	OTO	_	;DO CYCLE 6
0614	07D9	1040	В	TFSS	AAFLAG,6	;SKIP IF DONE
	0A48	1041				;DO CYCLE 6
	07F9	1042				;SKIP IF DONE
	0A50	1043			_	;DO CYCLE 7
0618	0A07	1044		OTO	SND_AA_1	;GO BACK
		1045				
0610	0070		INIT_AA	LRF	AAFLAG	· CIEND NII EINCC
	0079 0578	1047 1048				;CLEAR ALL FLAGS ;SET IN AA FLAG
	0A2D	1040				ON 100 MSECS
0015	URZD	1050		1010	F01_ON_100	YON 100 MDECD
			DEC_AA_TM	IR.		
061C	00FA	1052			AATMR	;REDUCE TIMER
	021A	1053	M	IOVF	AATMR,W	GET IN W
061E	0743	1054	В	TFSS	STATUS, Z	;CHECK IF Z
061F	0801	1055	R	ETLW	1	; NO THEN NZ
0620	0800	1056	R	ETLW	0	;ELSE 0
		1057				
			DO_CYCL0			
	091C	1059				;REDUCE TIMER
	0743	1060				; IF NZ THEN RET
	0800	1061		RETLW	0	
0624	0519	1062			AAFLAG,0	;SET DONE FLAG
0605	0505		PUT_OFF_1		DODE 3 DED	· MIDN ODD DDDDDD
	0505 0C14	1064 1065				;TURN OFF BEEPER ;FOR 100 MSECS
	003A	1066			AATMR	; /
	0800	1067		RETLW	0	, ,
0020	0000	1068			· ·	
			DO_CYCL1			
0629	091C	1070	C	ALL	DEC_AA_TMR	; REDUCE TIMER
062A	0743	1071	В	TFSS	STATUS, Z	; IF NZ THEN RET
062B	0800	1072	R	RETLW	0	
062C	0539	1073	В	SF	AAFLAG,1	;SET DONE FLAG
		1074	PUT_ON_10	0		
	0405	1075				TURN ON BEEPER
	0C14	1076				FOR 100 MSECS
	003A	1077			AATMR	<i>;</i> /
0630	0800	1078		RETLW	0	
		1079				
0621	091C	1081	DO_CYCL2	ALL	DEC_AA_TMR	;REDUCE TIMER
	0743	1081			STATUS, Z	; IF NZ THEN RET
	0800	1083				; /
	0559	1084				;SET DONE FLAG
	0505	1085	В		PORT_A,BEP	;TURN OFF BEEPER
0636	0C64	1086	M	IOVLW	D'100'	FOR 500 MSECS
0637	003A	1087	M	IOVWF	AATMR	; /
0638	0800	1088	R	RETLW	0	
		1089	;			
			DO_CYCL3			
0639	091C	1091			DEC_AA_TMR	; REDUCE TIMER
	0743	1092			STATUS, Z	; IF NZ THEN RET
	0800	1093				; /
	0579	1094				SET DONE FLAG
Ub3D	0A2D	1095		OTO	PUT_ON_100	;DO NEXT CYCLE
		1096	; DO_CYCL4			
063E	091C	1097		'ALL	DEC_AA_TMR	;REDUCE TIMER
	0743	1098				; IF NZ THEN RET
	0800	1100				; /
	0599	1101				;SET DONE FLAG
	0A25	1102				; DO NEXT CYCLE
		1103				
		1104	DO_CYCL5			

0643 091C	1105	CALL	DEC_AA_TMR	;REDUCE TIMER
0644 0743	1106	BTFSS		; IF NZ THEN RET
0645 0800	1107	RETLW	0	; /
0646 05B9	1108	BSF	AAFLAG,5	;SET DONE FLAG
0647 0A2D	1109 1110 ;	GOTO	PUT_ON_100	;DO NEXT CYCLE
	1110 , 1111 DO_CYCI	.6		
0648 091C			DEC_AA_TMR	;REDUCE TIMER
0649 0743	1113	BTFSS		; IF NZ THEN RET
064A 0800	1114	RETLW	0 AAFLAG,6	; /
064B 05D9	1115	BSF	AAFLAG,6	SET DONE FLAG
064C 0505	1116	BSF	PORT_A,BEP	TURN OFF BEEPER
064D 0CC8 064E 003A	1117 1118	MOMME		; FOR 1000 MSECS ; /
064F 0800	1119	RETLW	0	, ,
	1120 ;			
	1121 DO_CYCI	<u>.</u> 7		
0650 091C	1122			; REDUCE TIMER
0651 0743	1123			; IF NZ THEN RET
0652 0800	1124	RETLW		; /
0653 05F9 0654 0A2D	1125 1126			;SET DONE FLAG ;DO NEXT CYCLE
OOJ4 OAZD	1127 ;	G010	F01_ON_100	7DO NEXT CICLE
	1128 CHK_COI	JSN		
0655 0605			PORT_A,BEP	; IF ON THEN SKIP
0656 0A06	1130	GOTO		;ELSE RET
0657 021A		MOVF'	AATMR,W	GET TIMER
0658 0643 0659 0A5C	1132	BTFSC		;NZ THEN SKIP
065A 00FA	1133 1134	DECE		;LOAD A 1 IN TMR ;REDUCE TIMER
065B 0800	1135	RETLW		; RETURN
	1136 LD_AAT_	_1		
065C 02BA	1137			;INC TIMER
065D 0800	1138	RETLW	0	;RET
	1139 ;	000	D.T.GE.E.	
	1140 1141 SYS_RES	ORG	PIC5/	
07FF 0A00		GOTO	START	
	1143 ;			
	1144	END		
	1145			
	1146			
	1147 1148			
	1110			
MEMORY HEAGE MAD (1)	v. v	/ TT		
MEMORY USAGE MAP ( '	x' = Usea, '-	- = Unus	sea)	
0000 : XXXXXXXXXXX				
0040 : XXXXXXXXXXX	XXXX XXXXXXXX	XXXXXXX	XXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXX
	XXXX XXXXXXXX	XXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX
0080 : XXXXXXXXXX	xxxx xxxxxxxx xxxx xxxxxxxx	xxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
00C0 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xxxx xxxxxxxx xxxx xxxxxxxx	xxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
00C0 : XXXXXXXXXXX	XXXX XXXXXXXX XXXX XXXXXXXX	XXXXXXX XXXXXXX	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	XXXX XXXXXXXX XXXX XXXXXXXX	XXXXXXX XXXXXXX	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0100 : xxxxxxxxxxx	XXXX XXXXXXXX XXXX XXXXXXXX	XXXXXXX XXXXXXX	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0000 : XXXXXXXXXXXXX 0100 : XXXXXXXXXXXX 0140 :	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	XXXXXXX	**************************************	**************************************
0100 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	XXXXXXX	**************************************	**************************************
0000 : XXXXXXXXXXXXX 0100 : XXXXXXXXXXXX 0140 :	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	XXXXXXX XXXXXXXX XXXXXXXX	**************************************	**************************************
0000 : XXXXXXXXXXXXX 0100 : XXXXXXXXXXXX 0140 :	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	XXXXXXX XXXXXXXX XXXXXXXX	**************************************	**************************************
0000 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	XXXXXXX XXXXXXXX XXXXXXXX	**************************************	**************************************
0000 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	**************************************	**************************************	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0000 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXX XXXXXXXX XXXX XXXXXXXXX XXXX XXXXXXXX	**************************************	**************************************	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0000 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		**************************************	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0000 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		**************************************	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

			XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXX	XXXXXXXXXXXXXX
All oth	er mem	mory blocks	unused.		
Errors Warning					



**AN563** 

## Using PIC16C5X Microcontrollers as LCD Drivers

#### INTRODUCTION

This application report describes an LCD controller implementation using a PIC16C55 microcontroller. This technique offers display capabilities for applications that require a small display at a low cost together with the capabilities of the standard PIC16C55 microcontroller. We start by an overview of LCD devices and their theory of operation followed by software implementation issues of the controller. The source code for controlling a multiplexed LCD display is included in Appendix A.

#### LIQUID CRYSTAL DISPLAYS

The Liquid Crystal Display (LCD) is a thin layer of "Liquid Crystal Material" deposited between two plates of glass. The raw LCD is often referred to as "glass". Electrodes are attached to both sides of the glass. One side is referred to as common or backplane, while the other side is referred to as segment.

An LCD is modelled as a capacitor, with one side connected to the common plane and the other side connected to the segment, as shown in Figure 1. LCDs are sensitive to Root Mean Square Voltage levels. When a  $V_{\rm RMS}$  level of zero volts is applied to the LCD, the LCD is practically transparent.


To turn an LCD segment "on", which makes the segment turn dark or opaque, an LCD RMS voltage that is greater than the LCD threshold voltage is applied to the LCD. The RMS LCD voltage is the RMS voltage across the capacitor C in Figure 1, which is equal to the potential difference between SEG and COM values.

Different LCDs have different characteristics; Figure 2 shows typical voltage vs relative contrast characteristics. Notation on curve shows operating points for multiplex operation with the threshold voltage set to 1.7 Vrms. This voltage is often used as the measure of voltage for LCD to be "off" or transparent. The curve is normalized and assumes a viewing angle of 90° to the plane of the LCD.

Contrast control, the process of turning on a segment, is achieved by moving the operating point of the LCD by applying voltage to the LCD that is greater than the LCD threshold voltages. A typical circuit to accomplish this task is shown in Figure 3.

Driving a liquid crystal display at direct current (DC) will cause permanent damage to the display unit. In order to prevent irreversible electrochemical action from destroying the display, the voltage at all segment locations must reverse polarity periodically so that a zero net voltage is applied to the device. This process is referred to as AC voltage application. There are two LCD driving methods available: Static driving method and multiplexed driving method.

FIGURE 1: ELECTRICAL MODEL OF AN LCD SEGMENT WITH DRIVING VOLTAGES



Conventional LCDs have separate external connections for each and every segment plus a common plane. This is the most basic method that results in good display quality. The main disadvantage of this driving method is that each segment requires one liquid crystal driver. The static driving method uses the frame frequency, defined as a period of the common plane signal, of several tens to several hundred Hz. A lower frequency would result in blinking effects and higher frequencies would increase power requirements. To turn a segment on, a voltage that has an opposite polarity to the common plane signal must be applied resulting in a large RMS voltage across the plates. To turn off a segment a voltage that is of the same polarity to common plane signal is applied. This drive method is universal to driving LCD segments. Figure 1 shows an example of this driving method.

The LCD frequency is defined as the rate of output changes of the common plane and segment signals, whereas the frame rate is defined as  $f_{\text{frame}} = \frac{f_{\text{frame}}}{N}$ 

where N is the multiplex rate or number of backplane. Typically,  $f_{frame}$  ranges from 25HZ to 300HZ. The most commonly used frame fequency is 40-70HZ. A lower frequency would result in flicker effects and higher frequency would increase power requirements.

Multiplexed LCDs maintain their liquid crystal characteristics. These are low power consumption, high contrast ratio under high ambient light levels, and reduce the number of external connections necessary for dot matrix and alphanumeric displays. The multiplex driving method reduces the number of driver circuits, or microcontroller I/O pins if a software method is used. The method of drive for multiplexed displays is Time Division Multiplex (TDM) with the number of time divisions equal to twice the number of common planes used in a given format. In order to prevent permanent damage to the LCD display, the voltage at all segment locations must reverse polarity periodically so that zero net voltage is applied. This is the reason for the doubling in time divisions; each common plane must be alternately driven with a voltage pulse of opposite polarity. The drive frequency should be greater than the flicker rate of 25 Hz. Since increasing the drive frequency significantly above this value increases current demand by the CMOS circuitry, an upper drive frequency level of 60 Hz is recommended by most LCD manufacturers. We have chosen a drive rate of 50 Hz for this application report which results in a frame period of 20 ms. The most commonly available formats are 2x4, 3x3, and 5x7. In this report we use a 2x4 format LCD to display hexadecimal digits.

FIGURE 2: TYPICAL LCD CHARACTERISTICS





FIGURE 3: CONTRAST CONTROL CIRCUIT



To better understand multiplexed LCD control it is best to look at the general case. The segments in a multiplexed LCD are arranged in an X-Y grid form as shown in Figure 4. The common plane signals maintain their relative shape at all times, as shown in Figure 5. To turn on segment 1 (SEG1), we need to apply a voltage Vd, such that Vs+Vd turns the segment on and Vs-Vd turns the segment off. Note that the segment signal Vd is symmetrical. This is a consequence of the intervals that the common plane signal is not present at all times. Use of nonsymmetrical waveform will result in a higher Vrms present on the unaddressed segments. The symmetri-

cal nature of the waveforms theoretically result in a zero DC voltage levels. CMOS drivers (e.g. microcontrollers) operate at 0 to +5V levels (rail voltage levels). This would require driving voltages beyond the range of operation. This constraint is addressed by a technique referred to as "level shifting" or "biasing". Level shifting allows application of voltages in the range of 0 to +2.5V, which is compatible with these drivers. This would require an additional voltage level of +2.5V, which can be implemented through a simple resistive voltage divider circuit.

FIGURE 4: MULTIPLEXED LCD SEGMENT ARRANGEMENT






FIGURE 5: MULTIPLEXED LCD DRIVE WAVEFORMS



#### **IMPLEMENTATION**

The ideas presented in the previous section can be applied to any size multiplexed LCD display. In our implementation we used a 4-digit LCD from Ocular Inc. [1]. The circuit diagram used in this application report is shown in Figure 6. Each I/O pin on the PIC16C55 device controls the state of two segments (see Figure 6) which requires a total of 16 I/O pins. The reference voltages are generated through a simple

## FIGURE 6: SYSTEM CONFIGURATION WITH LCD PINOUT



resistive voltage divider circuit. The voltage levels are generated by taking advantage of PIC16C5X I/O pin set to input, which tristates the voltage level seen on the pin. This method uses 4 I/O pins to generate the proper voltage levels. Figure 7 shows the truth table for generating the voltage levels. Figure 8 shows how to create a bitmap for different digits. Figure 9 shows the waveforms generated for the accompanying software which implements a hexadecimal counter.

## FIGURE 7: COMMON PLANE SIGNAL GENERATION





FIGURE 8: LCD CHARACTER BITMAP

Digit	COM0 SEG 0	COM1 SEG 1	COM0 SEG 2	COM1 SEG3
	F E D DP	AGCB	F E D DP	AGCB
0	0 0 0 1	0 0 1 0	1 1 1 0	1 1 0 1
1	1 1 1 1	1 0 1 0	0 0 0 0	0 1 0 1
2	1 0 0 1	0 0 0 1	0 1 1 0	1 1 1 0
3	1 1 0 1	0 0 0 0	0 0 1 0	1 1 1 1
4	0 1 1 1	1 0 0 0	1 0 0 0	0 1 1 1
5	0 1 0 1	0 1 0 0	1 0 1 0	1 0 1 1
6	1 1 1 1	1 1 1 1	1 1 1 0	1 0 1 1
7	1 1 1 1	0 0 1 0	0 0 0 0	1 1 0 1
8	0 0 0 1	0 0 0 0	1 1 1 0	1 1 1 1
9	0 1 0 1	0 0 0 0	1 0 1 0	1 1 1 1
а	0 0 1 1	0 0 0 0	1 1 0 0	1 1 1 1
b	0 0 0 1	1 1 0 0	1 1 1 0	0 0 1 1
С	1 0 0 1	1 1 0 1	0 1 1 0	0 0 1 0
d	1 0 0 1	1 0 0 0	0 1 1 0	0 1 1 1
е	0 0 0 1	0 1 0 1	1 1 1 0	1 0 1 0
f	0 0 1 1	0 1 0 1	1 1 0 0	1 0 1 0

## FIGURE 9: EXAMPLE OF OUTPUT WAVEFORMS FOR DIGIT 4



#### CONCLUSION

In this application report we have demonstrated the use of PIC16C5X devices to implement a simple LCD controller. As discussed earlier, it is important to keep the generated DC voltage to a minimum to extend the life of the LCD. Ideally one should switch all the I/O lines simultaneously, however, a software implementation of the LCD controller will necessarily introduce a delay which is proportional to the instruction cycle of the microcontroller, as shown in Figure 10. Therefore it is necessary to keep the switching time to a minimum. Our implementation introduced less than 50 mV of DC voltage on the segment lines which is below the manufacturer's recommended DC offset voltage of 60 mV.


#### **REFERENCES**

[1] Ocular Inc., Drawing number JH074.

AUTHOR: Al Lovrich

Logic Products Division

#### FIGURE 10: MICROCONTROLLER GENERATED OUTPUT WAVEFORM



MPASM B0.54 PAGE 1

```
LIST C=132,n=0,p=16c55,r=dec
              ; Project: PIC16C5X as a multiplexed LCD driver. *
              ; Revision history:
              ; Equates
              pic54
01FF
                            0x1ff
                                                           ; Define Reset Vectors
                      equ
01FF
              pic55
                             0 \times 1 ff
                      equ
03FF
              pic56
                      equ
                             0x3ff
07FF
              pic57
                      equ
                             0x7ff
0001
              rtcc
                                                           ; f1
                      equ
0002
                                                           ; f2
              pc
                      equ
0003
              status equ
                                                           ; f3
0004
                                                           ; f4
              fsr
                      equ
0005
                             5
                                                           ; f5
              porta egu
0006
              portb equ
                                                           ; f6
              portc equ
              ; realtime mode registers
              currentState equ
              msTimer equ currentState+1
sTimerLow equ msTimer+1
sTimerHigh equ sTimerLow+1
digit56 equ sTimerHigh+1
digit34 equ digit56+1
                                                         ; Millisecond timer
000A
                                                           ; Lower byte second timer
                                                           ; Upper byte second timer
000B
              ; Misc definitions
              FIVEMSEC
                                                           ; Assuming 4.096 MHz crystal
0000
                      equ
0001
                      equ
                      equ
               ; Status register bits
               ; Port assignments
                 porta - bit0: Common Plane 0
                         bit1: Common Plane 0
                         bit2: Common Plane 1
                         bit3: Common Plane 1
                 portb - bit0: 6B/DP
                         bit1: 6C/6D
                         bit2: 6G/6E
                         bit3: 6A/6F
                         bit4: 5B/DP
                         bit5: 5C/5D
                         bit6: 5G/5E
                         bit7: 5A/5F
               ; portc - bit0: 4B/DP
```

```
- bit1: 4C/4D
                              - bit2: 4G/4E
                              - bit3: 4A/4F
                              - bit4: 3B/DP
                              - bit5: 3C/3D
                              - bit6: 3G/3E
                              - bit7: 3A/3F
                                   Macro definitions
                     UpdateState
                                  macro State, Table
                             swapf
                                     sTimerLow, w
                                                            ; Isolate digit 5 (offset)
                             andlw
                                     Oxf
                                     Table
                             call
                                     digit56
                             movwf
                                     digit56, f
                             swapf
                             movf
                                      sTimerLow, w
                             andlw
                                                            ; Isolate digit 6 (offset)
                                      0xf
                                      Table
                             call
                                     digit56, f
                             iorwf
                                      sTimerHigh, w
                             swapf
                                                            ; Isolate digit 5 (offset)
                             andlw
                                      0xf
                                      Table
                             call
                                      digit34
                             movwf
                                     digit34, f
                             swapf
                             movf
                                      sTimerHigh, w
                             andlw
                                                            ; Isolate digit 6 (offset)
                                      Table
                             call
                                     digit34, f
                             iorwf
                                      digit34, w
                                                            ; Display digits 3 & 4
                             movwf
                                     portc
                             movf
                                     digit56, w
                                                            ; Display digits 5 & 6
                             movwf
                                     portb
                             orq
                     ; Initialize ports A, B, and C and RTCC. In case of output data
                     ; values, set the data latch first, then set the port direction.
                     Initialize
0000 0C01
                     movlw
                              00000001b
                                                            ; Set data latch
0001 0025
                     movwf
                              porta
0002 0C08
                     movlw
                              00001000b
                                                            ; Set I/O direction
0003 0005
                     tris
                              porta
0004 0C00
                     movlw
                              d0000000b
                                                            ; Set levels to low
0005 0026
                     movwf
                              portb
                              0000000b
0006 0C00
                     movlw
                                                            ; Set as outputs
0007 0006
                     tris
                              portb
                              d0000000b
0008 0000
                     movlw
                                                            ; Set levels to low
0009 0027
                     movwf
                              portc
                              00000000b
000A 0C00
                     movlw
                                                            ; Set as outputs
000B 0007
                     tris
                              portc
000C 0C04
                     movlw
                              0 \times 04
                                                            ; Set prescaler
000D 0002
                     option
                              FIVEMSEC
000E 0C60
                     movlw
                                                            ; rtcc = 5ms
000F 0021
                     movwf
                              rtcc
```

```
0010 0004
                      movlw
0011 0028
                      movwf
                             currentState
0012 0C0D
                      movlw
                             0xd
0013 0029
                      movwf
                             msTimer
                                                           ; Initialize millisecond timer
0014 006A
                      clrf
                              sTimerLow
                                                           ; Clear second counter
0015 006B
                      clrf
                              sTimerHigh
0016 0800
                      ret lw
               ; Check timer register for timing out (rtcc = 0). Remain in the
               ; loop until the timer times out.
               ; Wait for 5ms timer timeout
               Timer_Check
0017 0201
                             rtcc. w
                      movf
0018 0743
                      btfss
                             status, z
0019 0A17
                      goto
                             Timer Check
001A 0C60
                      movlw FIVEMSEC
001B 0021
                      movwf
                             rtcc
001C 02E9
                      decfsz msTimer, f
001D 0A21
                      goto
                             Update Backplane
001E 03EA
                      incfsz sTimerLow
                                                            ; Update second counter
001F 0A21
                      goto
                            Update_Backplane
0020 02AB
                      incf
                             sTimerHigh, f
               ; RAO and RA1 are used to control voltage level for common plane 0.
               ; RA2 and RA3 are used to control voltage level for common plane 1.
               ; There are four possible states with different voltage levels as
               ; follows:
               ; State 0 - cp0 = +5v
                                         ra0=1, ra1=x
                           cp1 = +2.5v
                                        ra2=1, ra3=0
               ; State 1 - cp0 = +2.5v
                                         ra0=1, ra1=0
                           cp1 = +5v
                                         ra2=1, ra3=x
               ; State 2 - cp0 = 0v
                                         ra0=0, ra1=x
                           cp1 = +2.5v
                                        ra2=1, ra3=0
               ; State 3 - cp0 = +2.5v
                                         ra0=1, ra1=0
                           cp1 = 0v
                                         ra2=0, ra3=x
               Update_Backplane
0021 0004
                      clrwdt
                                                           ; Reset watchdog timer
0022 0008
                      decf
                              currentState, w
                                                           ; Update w register
                                                           ; Use only bit0/1
0023 OE03
                      andlw
                              0x03
                             currentState
0024 0028
                      movwf
                                                            ; Update currentState
0025 01E2
                      addwf
                             pc, f
0026 0AAD
                      goto
                              State3
0027 0A81
                      goto
                              State2
0028 0A55
                      goto
                              State1
                      goto
                             State0
                              State 0
                              State0
               UpdateState
                             State0, S0_Table
0029 038A
                             sTimerLow, w
                      swapf
002A 0E0F
                                                    ; Isolate digit 5 (offset)
                      andlw
                             0xf
                             S0_Table
002B 0944
                      call
```

```
002C 002C
                       movwf
                              digit56
002D 03AC
                       swapf
                              digit56, f
002E 020A
                       movf
                               sTimerLow, w
002F 0E0F
                       andlw
                              0xf
                                                      ; Isolate digit 6 (offset)
0030 0944
                       call
                              S0_Table
0031 012C
                       iorwf
                              digit56, f
0032 038B
                       swapf
                              sTimerHigh, w
0033 OEOF
                       andlw
                              0xf
                                                      ; Isolate digit 5 (offset)
0034 0944
                       call
                              S0 Table
0035 002D
                       movwf
                              digit34
                              digit34, f
0036 03AD
                       swapf
0037 020B
                       movf
                              sTimerHigh, w
0038 OEOF
                       andlw
                              0xf
                                                      ; Isolate digit 6 (offset)
                              SO Table
0039 0944
                       call
                              digit34, f
003A 012D
                       iorwf
003B 020D
                       movf
                              digit34, w
                                                     ; Display digits 3 & 4
003C 0027
                      movwf
                              portc
003D 020C
                              digit56, w
                       movf
003E 0026
                                                     ; Display digits 5 & 6
                              portb
                       movwf
003F 0C05
                              00000101b
                       movlw
0040 0025
                              porta
                       movwf
                              00000010b
0041 0C02
                       movlw
0042 0005
                       tris
                              porta
0043 0800
                       retlw
               S0_Table
0044 01E2
                      addwf
                              pc, f
                                                     ; Add offset to pc
0045 0804
                              0100b
                      retlw
0046 080C
                       retlw
                              1100b
                                                     ; 1
0047 0802
                       retlw
                              0010b
                       retlw
0049 0808
                       retlw
004A 0801
                       retlw
                              0001b
                              1111b
                       retlw
004C 0804
                       retlw
                              0100b
004D 0800
                       retlw
004E 0800
                              0000b
                       retlw
004F 0800
                       retlw
                              0000b
0050 0809
                       retlw
                              1001b
                                                     ; b
0051 080B
                       retlw
                              1011b
0052 0808
                       retlw
                              1000b
                                                     ; d
0053 0803
                       retlw
                              0011b
0054 0803
                       retlw
                              0011b
                                                     ; f
               ; State 1
               State1
                            UpdateState
                                              State1, S1_Table
0055 038A
                       swapf
                              sTimerLow, w
0056 0E0F
                       andlw
                              0xf
                                                     ; Isolate digit 5 (offset)
                              S1_Table
0057 0970
                       call
0058 002C
                       movwf
                              digit56
0059 03AC
                       swapf
                              digit56, f
005A 020A
                       movf
                              sTimerLow, w
005B 0E0F
                                                     ; Isolate digit 6 (offset)
                       andlw
                              0xf
005C 0970
                              S1 Table
                       call
005D 012C
                              digit56, f
                       iorwf
005E 038B
                              sTimerHigh, w
                       swapf
```

```
005F 0E0F
                       andlw
                                                     ; Isolate digit 5 (offset)
0060 0970
                       call
                              S1_Table
0061 002D
                      movwf
                              digit34
0062 03AD
                       swapf
                              digit34, f
0063 020B
                      movf
                              sTimerHigh, w
0064 0E0F
                      andlw
                              0xf
                                                     ; Isolate digit 6 (offset)
                              S1_Table
0065 0970
                       call
0066 012D
                      iorwf
                              digit34, f
0067 020D
                      movf
                              digit34, w
                                                     ; Display digits 3 & 4
0068 0027
                      movwf
                              portc
0069 020C
                      movf
                              digit56, w
006A 0026
                      movwf
                              portb
                                                     ; Display digits 5 & 6
006B 0C05
                              00000101b
                      movlw
006C 0025
                      movwf
                              porta
006D 0C08
                      movlw
                              00001000b
006E 0005
                      tris
                              porta
006F 0800
                      retlw 0
               S1 Table
0070 01E2
                      addwf
                              pc, f
0071 0801
                      retlw
                              0001b
                                                     ; 0
0072 080F
                              1111b
                                                     ; 1
                      retlw
0073 0809
                      retlw
                              1001b
0074 080D
                      retlw
                              1101b
0075 0807
                      retlw
                              0111b
0076 0805
                      retlw
                              0101b
0077 080F
                      retlw
                              1111b
0078 080F
                      retlw
                              1111b
0079 0801
                      retlw
                              0001b
007A 0805
                      retlw
                              0101b
007B 0803
                      retlw
                              0011b
007C 0801
                      retlw
                              0001b
007D 0809
                      retlw
                              1001b
                                                     ; c
007E 0809
                      retlw
                              1001b
007F 0801
                      retlw
                              0001b
0080 0803
                      retlw
                              0011b
               ; State 2
               State2
               UpdateState
                               State2, S2_Table
0081 038A
                       swapf
                              sTimerLow, w
0082 0E0F
                       andlw
                              0xf
                                                     ; Isolate digit 5 (offset)
0083 099C
                       call
                              S2_Table
0084 002C
                       movwf
                              digit56
0085 03AC
                      swapf
                              digit56, f
0086 020A
                      movf
                              sTimerLow, w
0087 OEOF
                       andlw
                              0xf
                                                     ; Isolate digit 6 (offset)
0088 099C
                      call
                              S2 Table
0089 012C
                      iorwf
                              digit56, f
008A 038B
                       swapf
                              sTimerHigh, w
008B 0E0F
                      andlw
                              0xf
                                                     ; Isolate digit 5 (offset)
008C 099C
                      call
                              S2_Table
008D 002D
                      movwf
                              digit34
008E 03AD
                      swapf
                              digit34, f
                              sTimerHigh, w
008F 020B
                      movf
                                                     ; Isolate digit 6 (offset)
0090 OEOF
                      andlw
                              Oxf
0091 099C
                              S2_Table
                      call
```

```
0092 012D
                       iorwf
                               digit34, f
0093 020D
                       movf
                               digit34, w
                                                      ; Display digits 3 & 4
0094 0027
                       movwf
                                portc
0095 020C
                       movf
                               digit56, w
0096 0026
                       movwf
                               portb
                                                      ; Display digits 5 & 6
0097 0C04
                               00000100b
                       movlw
0098 0025
                       movwf
                               porta
                               00000010h
0099 0C02
                       movlw
009A 0005
                       tris
                               porta
009B 0800
                       retlw
               S2_Table
009C 01E2
                       addwf
                               pc, f
009D 080B
                       retlw
                               1011b
                                      ; 0
009E 0803
                       retlw
                               0011b
009F 080D
                       retlw
                               1101b
00A0 080F
                               1111b
                       retlw
00A1 0807
                       retlw
                               0111b
                       retlw
00A2 080E
                               1110b
00A3 080E
                               1110b
                                      ; 6
                       retlw
00A4 080B
                               1011b
                       retlw
00A5 080F
                               1111b
                       retlw
00A6 080F
                       retlw
                               1111b
                                       ; 9
00A7 080F
                       retlw
                               1111b
                                       ; a
00A8 0806
                       retlw
                               0110b
                                       ; b
00A9 0804
                       retlw
                               0100b
                                      ; c
00AA 0807
                       retlw
                               0111b
                                      ; d
00AB 080C
                       retlw
                               1100b
                                      ; e
00AC 080C
                       retlw
                               1100b
               ; State 3
               UpdateState
                                State3, S3_Table
00AD 038A
                               sTimerLow, w
                       swapf
00AE 0E0F
                                                      ; Isolate digit 5 (offset)
00AF 09C8
                       call
                               S3_Table
00B0 002C
                               digit56
                       movwf
00B1 03AC
                               digit56, f
                       swapf
00B2 020A
                       movf
                               sTimerLow, w
00B3 0E0F
                       andlw
                               0xf
                                                      ; Isolate digit 6 (offset)
00B4 09C8
                       call
                               S3_Table
00B5 012C
                       {\tt iorwf}
                               digit56, f
                       swapf
                               sTimerHigh, w
00B7 0E0F
                       andlw
                                                      ; Isolate digit 5 (offset)
00B8 09C8
                       call
                               S3_Table
00B9 002D
                       movwf
                               digit34
00BA 03AD
                       swapf
                               digit34, f
00BB 020B
                       movf
                               sTimerHigh, w
00BC 0E0F
                       andlw
                               0xf
                                                      ; Isolate digit 6 (offset)
                               S3_Table
00BD 09C8
                       call
00BE 012D
                       {\tt iorwf}
                               digit34, f
00BF 020D
                       movf
                               digit34, w
                                                      ; Display digits 3 & 4
00C0 0027
                       movwf
                               portc
                               digit56, w
00C1 020C
                       movf
                                              ; Display digits 5 & 6
00C2 0026
                       movwf
                               portb
```

```
00C3 0C01
                       movlw
                               00000001b
00C4 0025
                       movwf
                               porta
                               00001000b
00C5 0C08
                       movlw
00C6 0005
                       tris
                               porta
00C7 0800
                       retlw 0
               S3_Table
00C8 01E2
                       addwf pc, f
00C9 080E
                       retlw
                               1110b
                                              ; 0
00CA 0800
                               d0000
                                              ; 1
                       retlw
00CB 0806
00CC 0802
                       retlw
                               0110b
                                              ; 2
; 3
                               0010b
                       retlw
                       retlw
00CD 0808
                               1000b
00CE 080A
                               1010b
                       retlw
00CF 080E
                               1110b
                                              ; 6
; 7
                       retlw
00D0 0800
                       retlw
                               0000b
                       retlw
00D1 080E
                               1110b
                                              ; 8
00D2 080A
                       retlw
                               1010b
                                              ; 9
00D3 080C
                       retlw
                               1100b
                                              ; a
00D4 080E
                               1110b
                                              ; b
                       retlw
00D5 0806
                       retlw
                               0110b
                                              ; c
                               0110b
00D6 0806
                       retlw
                                              ; d
                               1110b
00D7 080E
                       retlw
                                              ; e
; f
00D8 080C
                               1100b
                       retlw
               ; Main code
               Start
00D9 0900
                       call
                              Initialize
               Repeat
00DA 0917
                       call
                               Timer_Check
00DB 0ADA
                       goto
                              Repeat
                              pic55
                       org
               System_Reset
01FF 0AD9
                             goto
                                      Start
                    END
Errors :
Warnings :
```



# **AN511**

### **PLD Replacement**

#### INTRODUCTION

The PIC16C5X microcontrollers are ideal for implementing low cost combinational and sequential logic circuits that traditionally have been implemented using either numerous TTL gates or using programmable logic chips such as PLAs or EPLDs.

PIC16C5X is a family of high-performance 8-bit microcontrollers from Microchip Technology. It employs Harvard architecture, i.e has a separate data bus (8-bit) and a program bus (12-bit wide). All instructions are single word and execute in one cycle except for program branches. The instruction cycle time is 200 ns at 20 MHz and faster versions with clock frequency of 20 MHz (instruction cycle = 200 ns) are planned. The PIC16C5X microcontrollers are ideal for PLD-type application because:

- Very low cost. Extremely cost effective to replace TTL gates or expensive EPLD's.
- Fully programmable. PIC16C5X microcontrollers are offered as One Time Programmable (OTP) EPROM devices.
- \* Available off the shelf from distributors.
- \* PC board real estate saving can be substantial when replacing multitude of TTL's or several PLD's with PIC16C5X microcontrollers which are packaged in 18 and 28 pin packages (DIP, PLCC, SOIC).
- Substantial power savings can be attained by using PIC16C5X's SLEEP mode. In this mode typical power consumption of PIC16C5X is less than 1uA.
- \* PIC16C5X's I/O ports are bidirectional and software configurable as input or output. The user can mix and match number of inputs or outputs as long as the total does not exceed 20 (PIC16C55/57).
- \* PIC16C5X's output pins have large current source/ sink capability. They can directly drive LED's.
- \* The speed and efficiency of the PIC16C5X allows it to perform other control, timing, and compute functions in addition to implementing a PLA function.

#### **IMPLEMENTING A PLA**

To implement a generic combinational logic function, we can simply emulate an AND-OR PLA in software. This will require that the logic outputs be described as sum of products. To describe our algorithm, we will use a simple 8-input, 8-bit output PLA with 24 product terms (Figure 1). We will further use the truth table in Figure 2 as the PLA function being implemented. In this example,

only four inputs (A3: A0) are used and the other four inputs (A7: A4) are don't care. On the output side, seven output pins (Y6: Y0) are used and Y7 is unused. To implement this PLA, the logic inputs A0,A1,...,A7 can be connected to port RB pins RB0,RB1,...,RB7 respectively. The logic outputs Y0,Y1,...,Y7 will appear on port RC pins RC0,RC1,...,RC7 respectively. Port RB is configured as input and port RC will be configured as output. To evaluate each product term one XOR (exclusive OR) and one AND operation will be required. For example, to determine product term P3 = A3.A2.A1.A0, the expression to evaluate is:

(A<7:0> .XOR. XXXX0011B ) .AND. 00001111B).

The constant with which XOR is done will be referred to as P3\_x in our discussion. P3\_x = XXXX0011B will ensure that if A<3:0> = 0011B, the least significant 4 bits of the result will be 0000b. The AND constant, referred to here as P3\_a (Product term 3, AND constant) basically eliminates the don't care inputs (here A<7:4>) by masking them. Therefore, if the result of the XOR-AND operation is zero then P3 = 1 else P3 = 0. Once the Product terms are evaluated they are stored in four product registers Preg\_0 to Preg\_3. To determine an output term:

we need to evaluate the following expression:

(Preg\_a .AND. OR\_a0) .OR. (Preg\_b .AND. OR\_b0) .OR. (Preg\_c .AND. OR\_c0)

In our case the constant values to implement Y0 are as follows:

OR\_b0 = 11010111

OR\_c0 = 00000000

For larger number of inputs, outputs or product terms, the evaluation will be more complex but following the same principle. Appendix A shows the assembly code to implement this 8 input X 8 output X 24 Product PLA. This example optimizes speed as well as program memory requirement. Appendix B shows a slightly different implementation (only EVAL\_Y MACRO is different) that optimizes program memory usage over speed. Table 1 shows time and resources required to implement different size PLAs.

#### FIGURE 1 - A SIMPLE PLA





FIGURE 2 - BINARY TO 7-SEGMENT CONVERSION EXAMPLE



#### SPEED/RESPONSE TIME

The worst case response time of a PLA implemented in this fashion can be calculated as follows. First, we define td = time required to execute the PLA program assuming the worst case program branches are taken. Then the maximum propagation delay time from input change to valid output = 2td. This is because if an input changes just after the program reads input port, its effect will not show up until the program completes the current execution cycle, re-reads input and recalculates output. This is shown in Figure 3. There are ways to improve the delay time such as sample inputs several times throughout the PLA program and if input change is sensed, return to the beginning rather than execute the rest of the evaluation code.

## A Table Look-Up Method For Small PLA Implementation

If the number of inputs is small (8 or less) then a simple table look-up method can be used to implement the PLA. This will improve execution time to around 5  $\mu s$  (@ 8 MHz input clock). The following code implements the BCD to 7-segment conversion (Figure 2) using this technique.


```
begin movlw
       tris
                         ;Port_b = input
       clrw
       tris
                         ;Port_c = output
pla 88 movf
              Port b, w
                         ;Read input
       andlw
              0fh
                         ;Mask off bits 7:4
       call
              op_tbl
       movwf
              Port c
                         ;Write output
       goto
              pla88
op_tbl addwf pc
                         (Computed jump for
                          table look-up
       retlw
              b"00111111";
       retlw
              b"00000110";
       retlw
              b"01011011";
       retlw b"01001111";
      retlw b"01100110";
      retlw b"01101101";
      retlw b"01111101";
      retlw b"00000111";
      retlw b"01111111";
       retlw b"01100111";
       retlw b"01110111";
       retlw b"01111000";
       retlw b"00111001";
       retlw b"01011110";
       retlw b"01111001";
       retlw b"01110001";
```

TABLE 1 - EXECUTION TIME AND RESOURCES NECESSARY FOR DIFFERENT SIZE PLA'S


Number of Inputs Including fdbk	Number of Outputs Including fdbk and o/e Control	Number of Products	Number of RAM Locations Required NRAM	Number of Program Memory Locations Required NROM	Number of Instruction Cycle To Execute PLA NCYC	Real Time @ 20 MHz to Execute PLA	
	0	24	5	228	228	45.6 μs	Time Efficient
8	8	24	10	222	352	70.4 μs	Code Efficient
			8	447	447	89.4 μs	Time Efficient
8	8	48	13	384	535	107 μs	Code Efficient
16	16	64	12	1042	1042	208.4 μs	Time Efficient
10	10	04	22	843	1250	250 μs	Code Efficient
20	0.4	24 80 -	16	1661	1661	372.2 μs	Time Efficient
20	24	00	40	1462	2221	444.2 μs	Code Efficient

```
 \begin{array}{lll} \textbf{If} & \textbf{Ni} & = & \textbf{Number of inputs} \\ \textbf{NIW} & = & \textbf{Number of input words, NIW} = \begin{bmatrix} \textbf{Ni} \\ \textbf{8} \end{bmatrix} \\ \textbf{NP} & \textbf{Number of products} \\ \textbf{NPW} & = & \textbf{Number of product words, i.e. NPW} = \begin{bmatrix} \textbf{Nj} \\ \textbf{8} \end{bmatrix} \\ \textbf{NO} & \textbf{NOW} & \textbf{Number of outputs} \\ \textbf{NOW} & \textbf{Number of output words, i.e. NOW} = \begin{bmatrix} \textbf{No} \\ \textbf{g} \end{bmatrix}
```

#### FIGURE 3 - PLA PROGRAM FLOW




## FIGURE 4 - AN ASYNCHRONOUS STATE MACHINE




# IMPLEMENTING AN ASYNCHRONOUS STATE MACHINE

The concept can be easily extended to implement sequential logic i.e. a state machine. Figure 4 shows a state machine with n inputs (A0-An), m outputs (Y0-Ym) and p states that feedback as inputs to the PLA (F0-Fp). In PIC16C5X the states will be stored as bits in RAM location. Input will now mean input from a port as well as from the feedback registers. Figure 5 shows an example PLA with eight inputs A0,A1,...,A7 that are connected to port RB pins RB0,RB1,...,RB7. This example PLA has a total of 24 outputs of which eight are actual outputs, another eight are output enable control for the outputs and the other eight are feedbacks (or states). The PLA shown here, therefore, in essence implements an asynchronous state machine (i.e. there is no system clock).

FIGURE 5 - EXAMPLE OF A LARGER PLA IMPLEMENTATION





#### FIGURE 6 - A SYNCHRONOUS STATE MACHINE IMPLEMENTATION

# IMPLEMENTING A SYNCHRONOUS STATE MACHINE

Y0-Yi

In a synchronous system (see Figure 6) usually all inputs are stable at the falling edge (or rising) edge of the system clock. The state machine samples input on the falling edge, evaluates state and output information. The state outputs are latched by the rising edge of the clock before feeding them back to the input (so that they are stable at the falling edge of the clock). To implement such a state machine, the system clock will have to be polled by an input pin. When a falling edge is detected, the PLA evaluation procedure will be invoked to compute outputs and write them to output pins. The PLA

procedure will also determine the new state variables, F0m, F1m,...,Fpm and store them in RAM. The program will then wait until a rising edge on the clock input is detected and copy the "master" state variables (F0m,..,Fpm) to slave state variables (F0s,F1s,..,Fps). This step emulates the feedback flip-flops.

#### SUMMARY

In conclusion, the PIC16C5X can implement a generic PLA equation and provide quick, low cost solution where system operation speed is not critical.

Author: Sumit Mitra

Logic Products Division

#### APPENDIX A: PLA IMPLEMENTATION: TIME EFFICIENT APPROACH

MPASM B0.54 PAGE 1

```
; This procedure implements a simple AND-OR PLA with:
                        8 inputs
                                       := A7 A6 A5 A4 A3 A2 A1 A0
                        24 product terms := P23 P22 ..... P0
                                       := Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
                        8 outputs
                  ; The eight inputs are assumed to be connected to PORT RB such that
                  ; RB0 = A0, RB1 = A1, ..., RB7 = A7.
                  ; The outputs are programmed to appear on port RC such that
                  ; RC0 = Y0, RC1 = Y1, ..., RC7 = Y7.
                  ; This implementation optimizes both speed & program memory usage
                  ; define RAM locations used:
                                        P=16C57
                                LIST
000C
                  input.
                                        d'12'
                                                    ; RAM location 12 holds input
                                equ
                                        d'13'
000D
                                                   ;holds output result
                  Y_reg
                                equ
000E
                                        d'14'
                                                   ;Product terms P0 to P7. Preg_a<0> = P0
                  Preg_a
                                equ
                                                   ;Product terms P8 to P15. Preg_b<0> = P8
000F
                                        d'15'
                  Preg b
                                 equ
0010
                                        d'16'
                                                   ;Product terms P16 to P23. Preg_c<0> =
                  Preg_c
                                equ
P16
                  ; define some constants and file addresses:
0000
                  bit0
                                eau
0001
                  bit1
                                        1
                                equ
0002
                  bit2
                                equ
0003
                  bit3
                                        3
                                equ
0004
                  bit4
                                equ
0005
                  bit5
                                 equ
                  bit6
                                 equ
0007
                  bit7
                                equ
0003
                  status
                                 equ
                                        3
                  port_b
                                 equ
                  port_c
                                equ
                  ; define the AND plane programming variables:
0000
                  P0_x
                                        b'00000000'
                                 equ
000F
                  P0_a
                                        b'00001111'
                                 equ
0001
                  P1_x
                                        b'00000001'
                                 equ
000F
                  P1_a
                                 equ
                                        b'00001111'
0002
                  P2_x
                                 equ
                                        b'00000010'
000F
                  P2_a
                                        b'00001111'
                                 equ
0003
                  P3_x
                                 equ
                                        b'00000011'
000F
                  P3_a
                                 equ
                                        b'00001111'
0004
                  P4_x
                                        b'00000100'
                                 equ
000F
                  P4_a
                                        b'00001111'
                                 equ
0005
                  P5_x
                                        b'00000101'
                                 equ
000F
                  P5_a
                                 equ
                                        b'00001111'
0006
                  P6_x
                                 equ
                                        b'00000110'
000F
                  P6_a
                                        b'00001111'
0007
                  P7_x
                                 equ
                                        b'00000111'
000F
                  P7_a
                                 equ
                                        b'00001111'
0008
                  P8_x
                                 equ
                                        b'00001000'
000F
                  P8_a
                                 equ
                                        b'00001111'
                                        b'00001001'
0009
                  P9_x
                                 equ
```

```
000F
                                      equ
                                              b'00001111'
000A
                     P10_x
                                              b'00001010'
                                      equ
                     P10_a
                                              b'00001111'
                                      equ
                                              b'00001011'
000B
                     P11_x
                                      equ
000F
                     P11_a
                                              b'00001111'
                                      equ
                                              b'00001100'
                     P12_x
                                      equ
                     P12_a
                                      equ
                                              b'00001111'
                                              b'00001101'
000D
                     P13_x
                                      equ
000F
                     P13_a
                                      equ
                                              b'00001111'
                     P14_x
                                      equ
                                              b'00001110'
000F
                     P14_a
                                              b'00001111'
                                      equ
                     P15_x
                                              b'00001111'
                                      equ
000F
                     P15_a
                                              b'00001111'
                                      equ
0000
                     P16_x
                                              b'00000000'
                                      equ
0000
                     P16_a
                                              b'00000000'
                                      equ
0000
                     P17_x
                                      equ
                                              b'00000000'
0000
                     P17_a
                                              b'00000000'
                                      equ
0000
                     P18_x
                                      equ
                                              b'00000000'
0000
                     P18_a
                                      equ
                                              b'00000000'
0000
                     P19_x
                                              b'00000000'
0000
                     P19_a
                                      equ
                                              b'00000000'
0000
                     P20_x
                                      equ
                                              b'00000000'
0000
                     P20_a
                                      equ
                                              b'00000000'
0000
                     P21_x
                                              b'00000000'
0000
                     P21_a
                                      equ
                                              b'00000000'
0000
                     P22_x
                                      equ
                                              b'00000000'
0000
                     P22_a
                                      equ
                                              b'00000000'
0000
                     P23_x
                                      equ
                                              b'00000000'
0000
                     P23_a
                                      equ
                                              b'00000000'
                     ; define OR plane programming variables:
00ED
                     OR_a0
                                              b'11101101'
                                      equ
                                                                ; for output Y0
00D7
                     OR_b0
                                      equ
                                              b'11010111'
0000
                     OR_c0
                                              b'00000000
                                      equ
                     OR_a1
009F
                                              b'10011111'
                                      equ
                                                                ; for output Y1
0027
                     OR b1
                                              b'00100111'
                                      equ
0000
                     OR_c1
                                      equ
                                              b'00000000'
00FB
                     OR_a2
                                      equ
                                              b'11111011'
                                                                ; for output Y2
002F
                     OR_b2
                                              b'00101111'
                                      equ
                                              b'00000000'
0000
                     OR_c2
                                      equ
                                              b'01101101'
006D
                     OR_a3
                                                                ; for output Y3
                                      equ
                                              b'01111001'
0079
                     OR_b3
                                      equ
0000
                     OR_c3
                                              b'000000000
                                      equ
                                              b'01000101'
0045
                                                                ; for output Y4
                     OR a4
                                      equ
00FD
                     OR_b4
                                              b'11111101'
                                      equ
0000
                     OR_c4
                                              b'00000000'
                                      equ
0071
                     OR a5
                                              b'01110001'
                                                                ; for output Y5
                                      equ
00DF
                     OR_b5
                                              b'11011111'
                                      equ
0000
                     OR_c5
                                              b'00000000'
                                      equ
007C
                     OR_a6
                                              b'01111100'
                                                                 for output Y6
                                      equ
00EF
                     OR_b6
                                              b'11101111'
                                      equ
0000
                     OR_c6
                                              b'00000000'
                                      eau
0000
                     OR_a7
                                              b'00000000'
                                                                ; for output Y7
                                      equ
0000
                     OR_b7
                                              b'00000000'
                                      equ
                     OR_c7
                                              b'00000000'
0000
                                      equ
                                              01ffh
                                      org
01FF 0A00
                     begin
                                      goto
                                              main
                                      org
                     ; define macro to evaluate 1 product (AND) term:
0000 0902
                                      call
                                              pla88
                     main
0001 0A00
                                      goto
```

```
EVAL_P MACRO Preg_x,bit_n,Pn_x,Pn_a
                             movf
                                    input,W
                             xorlw
                             andlw
                                     Pn_a
                                                         ; skip if zero bit not set
                             btfsc
                                     status,bit2
                             bsf
                                     Preg_x,bit_n
                                                          ; product term = 1
                             ENDM
                   ; define macro to load OR term constants:
                   {\tt EVAL\_Y} \quad {\tt MACRO} \qquad {\tt OR\_an,OR\_bn,OR\_cn,bit\_n}
                             LOCAL SETBIT
                                     Preg_a,W
                             movf
                             andlw
                                     OR_an
                                     status,bit2
                             btfss
                             goto
                                     SETBIT
                             movf
                                     Preg_b,W
                             andlw
                                     OR bn
                                     status,bit2
                             btfss
                                     SETBIT
                             goto
                             movf
                                     Preg_c,W
                             andlw
                                     OR cn
                                     status,bit2
                             btfss
                   SETBIT
                             bsf
                                     Y req, bit n
                             ENDM
                   ; now the PLA evaluation procedure:
0002 OCFF
                   pla88
                             movlw
                                     0ffh
0003 0006
                             tris
                                                          ; port_b = input
0004 0206
                                                         ; read input
                             movf
                                     port_b,W
                                                          ; store input in a register
0005 002C
                             movwf
                                     input
                                                          ; clear Product register a
0006 006E
                             clrf
                                     Preg_a
0007 006F
                                                          ; clear Product register b
                             clrf
                                     Preg_b
0008 0070
                                                          ; clear Product register c
                             clrf
                                     Preg_c
0009 006D
                             clrf
                                                           ; clear output register
                                     Y req
                             EVAL_P Preg_a,bit0,P0_x,P0_a
000A 020C
                                     movf input,W
000B 0F00
                                     xorlw P0_x
000C 0E0F
                                     andlw P0_a
000D 0643
                                     btfsc status,bit2
                                                           ; skip if zero bit not set
000E 050E
                                           Preg_a,bit0
                                                         ; product term = 1
                             EVAL_P Preg_a,bit1,P1_x,P1_a
000F 020C
                                    movf
                                            input,W
0010 OF01
                                     xorlw P1_x
0011 0E0F
                                     andlw
                                           P1_a
0012 0643
                                    btfsc status,bit2
                                                         ; skip if zero bit not set
0013 052E
                                    bsf
                                            Preg_a,bit1
                                                           ; product term = 1
                             EVAL_P Preg_a,bit2,P2_x,P2_a
                                    movf input,W
xorlw P2_x
0014 020C
0015 0F02
0016 0E0F
                                     andlw P2_a
0017 0643
                                    btfsc status,bit2
                                                         ; skip if zero bit not set
                                           Preg_a,bit2 ; product term = 1
0018 054E
                                    bsf
                             EVAL_P Preg_a,bit3,P3_x,P3_a
0019 020C
                                    movf
                                           input,W
001A 0F03
                                     xorlw P3_x
001B 0E0F
                                     andlw P3 a
                                    btfsc status,bit2
                                                           ; skip if zero bit not set
001C 0643
001D 056E
                                    bsf
                                            Preg_a,bit3
                                                           ; product term = 1
```

```
EVAL_P Preg_a,bit4,P4_x,P4_a
001E 020C
                                     movf
                                             input,W
001F 0F04
                                     xorlw
                                             P4 x
0020 OEOF
                                     andlw
                                             P4 a
                                             status,bit2
0021 0643
                                     bt.fsc
                                                             ; skip if zero bit not set
0022 058E
                                     bsf
                                             Preg_a,bit4
                                                             ; product term = 1
                              EVAL_P Preg_a,bit5,P5_x,P5_a
0023 020C
                                     movf
                                             input,W
0024 OF05
                                     xorlw
                                             P5_x
0025 OEOF
                                     andlw
                                             P5 a
                                                             ; skip if zero bit not set
0026 0643
                                     btfsc
                                             status,bit2
0027 05AE
                                     bsf
                                             Preg_a,bit5
                                                             ; product term = 1
                              EVAL_P Preg_a,bit6,P6_x,P6_a
0028 020C
                                     movf
                                             input,W
0029 OF06
                                     xorlw
                                             P6 x
002A 0E0F
                                     andlw
                                             P6 a
002B 0643
                                     btfsc
                                             status,bit2
                                                             ; skip if zero bit not set
002C 05CE
                                             Preg_a,bit6
                                                             ; product term = 1
                                     bsf
                              EVAL_P Preg_a,bit7,P7_x,P7_a
002D 020C
                                     movf
                                             input,W
002E 0F07
                                     xorlw
                                             P7 x
002F 0E0F
                                     andlw
                                             P7_a
0030 0643
                                                            ; skip if zero bit not set
; product term = 1
                                     btfsc
                                             status,bit2
0031 05EE
                                             Preg_a,bit7
                              EVAL_P Preg_b,bit0,P8_x,P8_a
0032 020C
                                     movf
                                             input,W
0033 OF08
                                     xorlw
                                             P8_x
0034 OEOF
                                     andlw
0035 0643
                                     btfsc
                                             status,bit2
                                                             ; skip if zero bit not set
0036 050F
                                             Preg_b,bit0
                                                            ; product term = 1
                              EVAL_P Preg_b,bit1,P9_x,P9_a
0037 020C
                                     movf
                                           input,W
0038 0F09
                                     xorlw
                                             P9_x
0039 0E0F
                                             P9_a
                                     andlw
                                                            ; skip if zero bit not set
; product term = 1
003A 0643
                                     btfsc
                                             status,bit2
003B 052F
                                     bsf
                                             Preg_b,bit1
                              EVAL_P Preg_b,bit2,P10_x,P10_a
003C 020C
                                     movf
                                             input,W
003D 0F0A
                                     xorlw
                                             P10_x
003E 0E0F
                                     andlw
                                             P10 a
003F 0643
                                     btfsc
                                             status,bit2
                                                              ; skip if zero bit not set
0040 054F
                                     bsf
                                             Preg_b,bit2
                                                              ; product term = 1
                              EVAL_P Preg_b,bit3,P11_x,P11_a
0041 020C
                                     movf
                                             input,W
0042 OF0B
                                     xorlw
                                             P11_x
0043 OEOF
                                     andlw
                                             P11_a
                                                              ; skip if zero bit not set
0044 0643
                                     btfsc
                                             status.bit2
0045 056F
                                     bsf
                                             Preg_b,bit3
                                                              ; product term = 1
                              EVAL_P Preg_b,bit4,P12_x,P12_a
0046 0200
                                     movf
                                             input,W
0047 OFOC
                                     xorlw
                                             P12 x
0048 OEOF
                                     andlw
                                             P12 a
0049 0643
                                     btfsc
                                             status,bit2
                                                              ; skip if zero bit not set
004A 058F
                                     bsf
                                             Preg_b,bit4
                                                              ; product term = 1
                              EVAL_P Preg_b,bit5,P13_x,P13_a
004B 020C
                                     movf
                                             input,W
004C 0F0D
                                     xorlw
                                             P13 x
004D 0E0F
                                     andlw
                                             P13 a
004E 0643
                                             status.bit2
                                                              ; skip if zero bit not set
                                     btfsc
004F 05AF
                                             Preq b,bit5
                                                              ; product term = 1
                                     bsf
```

```
EVAL_P Preg_b,bit6,P14_x,P14_a
0050 020C
                                   movf input,W
0051 OF0E
                                    xorlw
                                            P14_x
0052 0E0F
                                    andlw P14_a
                                                           ; skip if zero bit not set
; product term = 1
0053 0643
                                    btfsc
                                            status,bit2
0054 05CF
                                    bsf
                                            Preg_b,bit6
                             EVAL_P Preg_b,bit7,P15_x,P15_a
0055 020C
                                    movf
                                          input,W
0056 OFOF
                                    xorlw
                                            P15_x
0057 0E0F
                                    andlw
                                            P15_a
                                                         ; skip if zero bit not set
0058 0643
                                    btfsc
                                            status,bit2
0059 05EF
                                    bsf
                                            Preg_b,bit7
                                                            ; product term = 1
                             EVAL_P Preg_c,bit0,P16_x,P16_a
005A 020C
                                    movf input,W
005B 0F00
                                    xorlw
                                           P16_x
005C 0E00
                                    andlw P16_a
                                                         ; skip if zero bit not set
; product term = 1
005D 0643
                                    btfsc status,bit2
005E 0510
                                    bsf
                                            Preg_c,bit0
                             EVAL_P Preg_c,bit1,P17_x,P17_a
                                    movf
005F 020C
                                            input,W
                                           P17_x
0060 OF00
                                    xorlw
0061 0E00
                                    andlw P17 a
0062 0643
                                                            ; skip if zero bit not set
                                    btfsc
                                           status,bit2
0063 0530
                                    hsf
                                            Preg_c,bit1
                                                            ; product term = 1
                             EVAL_P Preg_c,bit2,P18_x,P18_a
0064 020C
                                    movf
                                            input,W
0065 OF00
                                    xorlw
                                            P18 x
0066 0E00
                                            P18 a
                                    andlw
                                                           ; skip if zero bit not set ; product term = 1
0067 0643
                                            status.bit2
                                    btfsc
0068 0550
                                    bsf
                                            Preg_c,bit2
                             EVAL_P Preg_c,bit3,P19_x,P19_a
                                    movf
0069 020C
                                            input,W
006A 0F00
                                    xorlw
                                            P19 x
006B 0E00
                                    andlw
                                            P19_a
                                           status,bit2 ; skip if zero bit not set
Preg_c,bit3 ; product term = 1
006C 0643
                                    btfsc
006D 0570
                                    bsf
                             EVAL_P Preg_c,bit4,P20_x,P20_a
006E 020C
                                    movf input,W
006F 0F00
                                    xorlw
                                            P20_x
0070 OE00
                                    andlw
                                            P20_a
0071 0643
                                                            ; skip if zero bit not set
                                    btfsc
                                           status,bit2
0072 0590
                                    bsf
                                            Preg_c,bit4
                                                             ; product term = 1
                             EVAL_P Preg_c,bit5,P21_x,P21_a
0073 020C
                                    movf
                                           input,W
0074 OF00
                                    xorlw
                                            P21_x
0075 0E00
                                    andlw
                                                           ; skip if zero bit not set
0076 0643
                                    btfsc
                                            status,bit2
0077 05B0
                                    bsf
                                            Preg_c,bit5
                                                             ; product term = 1
                             EVAL_P Preg_c,bit6,P22_x,P22_a
                                    movf
0078 020C
                                            input,W
0079 OF00
                                    xorlw
                                            P22_x
007A 0E00
                                    andlw P22_a
007B 0643
                                    btfsc
                                           status,bit2
                                                            ; skip if zero bit not set
007C 05D0
                                    bsf
                                            Preg_c,bit6
                                                            ; product term = 1
                             EVAL_P Preg_c,bit7,P23_x,P23_a
007D 020C
                                    movf
                                            input,W
007E 0F00
                                    xorlw
                                            P23_x
007F 0E00
                                    andlw
                                            P23_a
0080 0643
                                    btfsc status,bit2
                                                            ; skip if zero bit not set
```

0081	05F0		bsf	Preg_c,bit7	; product term = 1
		or_pl		,OR_b0,OR_c0,bit0	
			LOCAL	SETBIT	;
0082	020E				;
0083	0EED		andlw	OR_a0	;
0084	0743				;
0085	0A8D				;
			_		
0086	020F		movf	Preg_b,W	;
0087	0ED7		andlw	OR_b0	;
0088	0743		btfss	status,bit2 SETBIT	;
0089	0A8D		goto	SETBIT	;
008A					;
008B				OR_c0	;
	0743			· ·	;
008D	050D	SETBIT	bsf	Y_reg,bit0	;
				,OR_b1,OR_c1,bit1	
			LOCAL		;
008E				Preg_a,W	;
	0E9F			OR_a1	;
	0743				;
0091	0A99		goto	SETBIT	;
0092	020F		mourf	Preg_b,W	;
	0E27			OR_b1	;
	0743				;
	0A99			SETBIT	;
0093	UAJJ		goto	SEIDII	,
0096	0210		movf	Preg_c,W	;
	0E00			OR_c1	;
	0743				;
	052D	SETBIT		Y_reg,bit1	
				5,	
			EVAL_Y OR_a2	,OR_b2,OR_c2,bit2	
			LOCAL	SETBIT	;
009A	020E			Preg_a,W	;
009B	0EFB		andlw	OR_a2	;
009C	0743		btfss	status,bit2	;
009D	0AA5			SETBIT	;
009E	020F			Preg_b,W	;
009F	0E2F		andlw	OR_b2	;
	0743			status,bit2	;
00A1	0AA5		goto	SETBIT	;
0070	0.01.0			D	
00A2	0210 0E00			Preg_c,W OR c2	;
	0743			_	<i>i</i>
	0743 054D	SETBIT		status,bit2 Y_reg,bit2	<i>i</i>
OUAS	0340	SEIBII	DSI	1_109,0102	,
			EVAL Y OR a3	OR b3,OR c3,bit3	
			LOCAL		;
00A6	020E		movf	Preg_a,W	;
	0E6D			OR_a3	;
	0743			status,bit2	;
	0AB1		goto		;
00AA	0205		movf	Preg_b,W	;
			andlw	OR_b3	;
00AC	0E79				
	0E79 0743		btfss	status,bit2	;
00AD	0E79			status,bit2	
	0E79 0743 0AB1		btfss goto	status,bit2 SETBIT	;
00AE	0E79 0743 0AB1		btfss goto movf	status,bit2 SETBIT Preg_c,W	;
00AE 00AF	0E79 0743 0AB1 0210 0E00		btfss goto movf andlw	status,bit2 SETBIT Preg_c,W OR_c3	; ; ;
00AE 00AF 00B0	0E79 0743 0AB1 0210 0E00 0743	and the	btfss goto movf andlw btfss	status,bit2 SETBIT Preg_c,W OR_c3 status,bit2	;
00AE 00AF 00B0	0E79 0743 0AB1 0210 0E00	SETBIT	btfss goto movf andlw	status,bit2 SETBIT Preg_c,W OR_c3	; ; ;

		EV	AL_Y OR_a4,	OR_b4,OR_c4,bit	4 ;
00B2 0	20E			Preg_a,W	;
00B3 0			andlw	OR_a4	;
00B4 0	743		btfss	OR_a4 status,bit2	;
00B5 0	ABD		goto	SETBIT	;
00B6 0			movf	Preg_b,W	;
00B7 0			andlw	OR_b4	;
00B8 0			btfss	status,bit2 SETBIT	;
00B9 0.	ABD				;
00BA 0			movf	Preg_c,W	;
00BB 0			andlw		;
00BC 0		ODED TE		status,bit2	;
00BD 0	580	SETBIT	DSI	Y_reg,bit4	;
		EV	AL_Y OR_a5, LOCAL S	OR_b5,OR_c5,bit	5 ;
00BE 0	20E				;
00BF 0			andlw	Preg_a,W OR_a5	;
00C0 0			htfss	status hit2	;
00C1 0.			aoto	status,bit2 SETBIT	;
00C2 0			movf	Preg_b,W	;
00C3 0			andlw	OR_b5	;
00C4 0			btiss	OR_b5 status,bit2 SETBIT	;
00C5 0.	AC9		goto	SETBIT	;
00C6 0	210		movf	Preg_c,W	;
00C7 0	E00		andlw	OR_c5	;
00C8 0	743		btfss	status,bit2	;
00C9 0	5AD	SETBIT	bsf	Y_reg,bit5	;
		EV	AL_Y OR_a6,	OR_b6,OR_c6,bit	
		EV	AL_Y OR_a6,	OR_b6,OR_c6,bit	;
00CA 0		EV	AL_Y OR_a6, LOCAL S movf	OR_b6,OR_c6,bit ETBIT Preg_a,W	; ;
00CB 0	E7C	EV	AL_Y OR_a6, LOCAL S movf andlw	OR_b6,OR_c6,bit ETBIT Preg_a,W OR_a6	; ; ;
00CB 0	E7C 743	EV	AL_Y OR_a6, LOCAL S movf andlw btfss	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2	; ; ;
00CB 0	E7C 743	EV	AL_Y OR_a6, LOCAL S movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT	; ; ;
00CB 0	E7C 743 AD5	EV	AL_Y OR_a6, LOCAL somovf andlw btfss goto movf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W	; ; ;
00CB 0: 00CC 0	E7C 743 AD5 20F	EV	AL_Y OR_a6, LOCAL S movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W	;;;
00CB 00 00CC 00 00CD 00 00CE 00 00CF 00	E7C 743 AD5 20F EEF 743	EV	LOCAL S  MOVE  MOV	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2	;;;;;;
00CB 00 00CC 0 00CD 00 00CE 0	E7C 743 AD5 20F EEF 743	EV	LOCAL S  MOVE  MOV	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6	;;;;;
00CB 00 00CC 00 00CD 00 00CE 00 00CF 00	E7C 743 AD5 20F EEF 743 AD5	EV	LOCAL S movf andlw btfss goto movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0. 00CC 0. 00CE 0. 00CF 0. 00D0 0. 00D1 0.	E7C 743 AD5 20F EEF 743 AD5	EV	ALY OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto movf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0. 00CC 0. 00CD 0. 00CE 0. 00CF 0. 00D0 0. 00D1 0.	E7C 743 AD5 20F EEF 743 AD5 210 E00	EV	LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0.00CD 0.00	E7C 743 AD5 20F EEF 743 AD5 210 E00 743	EV	LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0.00CD 0.00	E7C 743 AD5 20F EEF 743 AD5 210 E00 743	SETBIT	ALY OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto TALY OR_a7,	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0 00CC 0 00CD 0. 00CE 0 00CF 0 00D1 0. 00D2 0 00D3 0 00D4 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD	SETBIT	ALY OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss bsf  ALY OR_a7, LOCAL S	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit	;;;;;;;
00CB 0 00CC 0 00CD 0. 00CE 0 00CF 0 00D1 0. 00D2 0 00D3 0 00D4 0 00D5 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD	SETBIT	LOCAL S LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto  Movf andlw btfss goto  Movf andlw btfss movf andlw btfss bsf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0. 00CC 0 00CD 0. 00CE 0 00CF 0. 00D1 0. 00D2 0 00D3 0. 00D4 0. 00D5 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD	SETBIT	TAL_Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  TAL_Y OR_a7, LOCAL S movf andlw andlw btfss bsf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7	;;;;;;
00CB 0. 00CC 0 00CD 0. 00CE 0 00CF 0. 00D1 0. 00D2 0 00D3 0 00D4 0 00D5 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD	SETBIT	TAL_Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto  TAL_Y OR_a7, LOCAL S movf andlw btfss	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2	;;;;;;
00CB 0. 00CC 0 00CD 0. 00CE 0 00CF 0. 00D1 0. 00D2 0 00D3 0. 00D4 0. 00D5 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD	SETBIT	TAL_Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto  TAL_Y OR_a7, LOCAL S movf andlw btfss	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7	;;;;;;
00CB 0. 00CC 0 00CD 0. 00CE 0 00CF 0. 00D1 0. 00D2 0 00D3 0 00D4 0 00D5 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD	SETBIT	AL_Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  movf andlw btfss bsf  AL_Y OR_a7, LOCAL S movf andlw btfss bsf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00CB 0. 00CC 0 00CD 0. 00CF 0 00CF 0 00D1 0. 00D2 0 00D3 0 00D4 0 00D5 0 00D6 0 00D7 0 00D8 0 00D9 0.	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD 20E E00 743 AE1	SETBIT	AL_Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  movf andlw btfss bsf  AL_Y OR_a7, LOCAL S movf andlw btfss bsf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2	7
00CB 0. 00CC 0 00CD 0. 00CF 0 00CF 0 00D1 0. 00D2 0 00D3 0. 00D4 0 00D5 0 00D6 0 00D7 0. 00D8 0 00D9 0.	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD  20E E00 743 AE1 20F E00	SETBIT	TAL Y OR a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  TAL Y OR a7, LOCAL S movf andlw btfss bsf  TAL Y OR a7, movf andlw btfss goto movf andlw btfss goto movf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT Preg_a,W OR_a7	7
00CB 0. 00CC 0. 00CD 0. 00CF 0. 00CF 0. 00D1 0. 00D2 0. 00D3 0. 00D4 0. 00D5 0. 00D6 0. 00D7 0. 00D8 0. 00D9 0.	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD 20E E00 743 AE1 20F E00 743	SETBIT	TAL Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  TAL Y OR_a7, LOCAL S movf andlw btfss goto movf andlw btfss bsf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT	7
00CB 0. 00CC 0 00CD 0. 00CF 0 00CF 0 00D1 0. 00D2 0 00D3 0 00D5 0 00D6 0 00D7 0. 00D8 0 00D9 0. 00DA 0 00DB 0 00DB 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD  20E E00 743 AE1 20F E00 743 AE1	SETBIT	TAL_Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  TAL_Y OR_a7, LOCAL S movf andlw btfss goto  TAL_Y OR_a7 andlw btfss goto movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT Preg_b,W OR_b7 SETBIT Preg_b,W OR_b7 SETBIT	7
00CB 0. 00CC 0 00CD 0. 00CF 0 00CF 0 00D1 0. 00D2 0 00D3 0 00D4 0 00D5 0 00D6 0 00D7 0. 00D8 0 00D9 0. 00DA 0 00DB 0. 00DB 0.	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 AD5 CD  20E E00 743 AE1 20F E00 743 AE1	SETBIT	TAL_Y OR_a6, LOCAL S movf andlw btfss goto  movf andlw btfss goto  movf andlw btfss bsf  TAL_Y OR_a7, LOCAL S movf andlw btfss goto  movf andlw btfss goto  movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto movf andlw btfss goto movf	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT Preg_b,W OR_a7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT Preg_c,W	7
00CB 0. 00CC 0 00CD 0. 00CF 0 00CF 0 00D1 0. 00D2 0 00D3 0 00D5 0 00D6 0 00D7 0. 00D8 0 00D9 0. 00DA 0 00DB 0 00DB 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD  20E E00 743 AE1 20F E00 743 AE1 210 E00 E00 E00 E00 E00 E00 E00 E00 E00 E	SETBIT	TAL Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  TAL Y OR_a7, LOCAL S movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT Preg_b,W OR_b7 SETBIT Preg_b,W OR_b7 SETBIT	7
00CB 0 00CC 0 00CD 0 00CF 0 00CF 0 00D1 0 00D2 0 00D3 0 00D4 0 00D5 0 00D7 0 00D8 0 00D9 0 00DB 0 00DB 0 00DB 0	E7C 743 AD5 20F EEF 743 AD5 210 E00 743 5CD  20E E00 743 AE1 20F E00 743 AE1 210 E00 743 AE1	SETBIT	TAL Y OR_a6, LOCAL S movf andlw btfss goto movf andlw btfss goto  movf andlw btfss goto  TAL Y OR_a7, LOCAL S movf andlw btfss goto	OR_b6,OR_c6,bit SETBIT Preg_a,W OR_a6 status,bit2 SETBIT Preg_b,W OR_b6 status,bit2 SETBIT Preg_c,W OR_c6 status,bit2 Y_reg,bit6 OR_b7,OR_c7,bit SETBIT Preg_a,W OR_a7 status,bit2 SETBIT Preg_b,W OR_a7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT Preg_b,W OR_b7 status,bit2 SETBIT Preg_c,W OR_b7	7

```
; Y_reg now contains 8 output values:
00E2 0040
                    wr out clrw
00E3 0007
                                    tris
                                                             ; port c = output
00E4 020D
                                            Y_reg,W
                                    movf
00E5 0027
                                            port_c
                                    movwf
                                                             ; Y_reg -> port_c
00E6 0800
                                    retlw
00E7 0000
                                    nop
                                   END
Errors
```

Errors : 0 Warnings : 0

#### APPENDIX B: PLA IMPLEMENTATION: CODE EFFICIENT APPROACH

MPASM B0.54 PAGE 1

```
;**********************
                    ; pla1b.asm :
                    ; This procedure implements a simple AND-OR PLA with:
                          8 inputs
                                          := A7 A6 A5 A4 A3 A2 A1 A0
                          24 product terms := P23 P22 ..... P0
8 outputs := Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
                    ; The eight inputs are assumed to be connected to PORT RB such that
                    ; RB0 = A0, RB1 = A1, ..., RB7 = A7.
                    ; The outputs are programmed to appear on port RC such that
                    ; RC0 = Y0, RC1 = Y1, ..., RC7 = Y7.
                   ; This implementation optimizes program memory usage over
                    ; speed
                   ; define RAM locations used:
                                  LIST
                                          P=16C57
000C
                   input.
                                   ean
                                           d"12"
                                                     ; RAM location 12 holds input
                                           d"13"
000D
                                                     ; holds output result
                   Y_reg
                                   equ
000E
                   Preg a
                                           d"14"
                                                     ; Product terms P0 to P7. Preg_a<0> = P0
                                   eau
                                           d"15"
                                                     ; Product terms P8 to P15. Preg_b<0> = P8
000F
                   Preg b
                                   equ
0010
                                           d"16"
                                                     ; Product terms P16 to P23. Preg_c<0> = P16
                   Preg c
                                   equ
                                           d"18"
0012
                   Pn_x
                                   equ
0013
                                           d"19"
                   Pn a
                                   eau
0014
                                           d"20"
                   OR a
                                   equ
                                           d"21"
0015
                   OR_b
                                   equ
                                           d"22"
0016
                   OR_c
                                   equ
                    ; define some constants and file addresses:
                   bit0
0000
                                   equ
                   bit1
                                   equ
                   bit2
                                   equ
                   bit3
                                   equ
0004
                   bit4
                                   equ
                   bit5
                                   equ
0006
                   bit6
                                   equ
                   bit7
                                   equ
0003
                   status
                                           3
                                   equ
0006
                   port b
                                           6
                                   equ
0007
                   port_c
                                   equ
```

```
; define the AND plane programming variables:
0000
                     P0_x
                                               b"00000000"
000F
                     P0_a
                                       equ
                                               b"00001111"
0001
                     P1_x
                                       equ
                                               b"0000001"
000F
                     P1_a
                                       equ
                                               b"00001111"
0002
                     P2_x
                                               b"0000010"
000F
                     P2_a
                                       equ
                                               b"00001111"
0003
                     P3_x
                                               b"00000011"
000F
                     P3_a
                                       equ
                                               b"00001111"
0004
                     P4_x
                                       equ
                                               b"00000100"
000F
                     P4_a
                                       equ
                                               b"00001111"
0005
                     P5 x
                                       equ
                                               b"00000101"
                                               b"00001111"
000F
                     P5 a
                                       equ
                                               b"00000110"
0006
                     P6_x
                                       equ
                                               b"00001111"
000F
                     P6_a
                                       equ
                                               b"00000111"
                     P7_x
P7_a
0007
                                       equ
                                               b"00001111"
000F
                                       equ
0008
                     P8_x
                                       equ
                                               b"00001000"
000F
                     P8 a
                                       equ
                                               b"00001111"
0009
                                               b"00001001"
                     P9_x
                                       equ
000F
                                               b"00001111"
                     P9 a
                                       equ
                     P10_x
A000
                                               b"00001010"
                                       equ
                                               b"00001111"
000F
                     P10_a
                                       equ
000B
                                               b"00001011"
                     P11_x
                                       equ
                                               b"00001111"
000F
                     P11_a
                                       equ
000C
                     P12 x
                                               b"00001100"
                                       equ
                                               b"00001111"
000F
                     P12 a
                                       equ
000D
                                               b"00001101"
                     P13_x
                                       equ
000F
                     P13_a
                                               b"00001111"
                                       equ
000E
                                               b"00001110"
                     P14 x
                                       equ
000F
                     P14 a
                                               b"00001111"
                                       equ
000F
                     P15_x
                                               b"00001111"
                                       equ
                                               b"00001111"
000F
                     P15_a
                                       equ
0000
                                               b"00000000"
                     P16 x
                                       equ
0000
                                               b"00000000"
                     P16_a
                                       equ
                                               b"00000000"
                     P17_x
                                       equ
                     P17_a
                                               b"00000000"
0000
                                       equ
0000
                     P18_x
                                               b"00000000"
                                       equ
0000
                                               b"00000000"
                     P18_a
                                       equ
0000
                     P19_x
                                       equ
                                               b"00000000"
0000
                     P19_a
                                       equ
                                               b"00000000"
0000
                                               b"00000000"
                                       equ
0000
                     P20_a
                                               b"00000000"
                                       equ
0000
                     P21_x
                                               b"00000000"
                                       equ
0000
                     P21_a
                                               b"00000000"
                                       equ
0000
                     P22_x
                                               b"00000000"
                                       equ
0000
                     P22_a
                                       equ
                                               b"00000000"
0000
                     P23_x
                                               b"00000000"
                                       equ
0000
                     P23_a
                                       equ
                                               b"00000000"
                     ; define OR plane programming variables:
OOED
                     OR_a0
                                               b"11101101"
                                                                 ; for output Y0
00D7
                     OR_b0
                                       equ
                                               b"11010111"
0000
                     OR_c0
                                       equ
                                               b"00000000"
009F
                     OR_a1
                                       equ
                                               b"10011111"
                                                                   for output Y1
0027
                     OR_b1
                                               b"00100111"
0000
                     OR_c1
                                       equ
                                               b"00000000"
00FB
                     OR_a2
                                       equ
                                               b"11111011"
                                                                   for output Y2
002F
                     OR_b2
                                       equ
                                               b"00101111"
0000
                     OR_c2
                                       equ
                                               b"00000000"
006D
                     OR_a3
                                       equ
                                               b"01101101"
                                                                   for output Y3
0079
                     OR_b3
                                       equ
                                               b"01111001"
0000
                                               b"00000000"
                     OR_c3
                                       equ
0045
                     OR_a4
                                       equ
                                               b"01000101"
                                                                   for output Y4
00FD
                                               b"11111101"
                     OR b4
                                       equ
0000
                     OR_c4
                                       equ
                                               b"00000000"
```

2

```
0071
                    OR_a5
                                    equ
                                            b"01110001"
                                                            ; for output Y5
00DF
                   OR_b5
                                    equ
                                            b"11011111"
0000
                   OR_c5
                                    equ
                                           b"00000000"
007C
                    OR_a6
                                            b"01111100"
                                                            ; for output Y6
00EF
                   OR_b6
                                    equ
                                            b"11101111"
0000
                    OR_c6
                                            b"00000000"
                                            b"00000000"
0000
                   OR_a7
                                    equ
                                                            ; for output Y7
0000
                    OR_b7
                                    equ
                                            b"00000000"
0000
                   OR_c7
                                    equ
                                           b"00000000"
                                   org
                                            01ffh
01FF 0A00
                   begin
                                   goto
                                           main
                                            000h
                                   org
                    ; define macro to evaluate 1 product (AND) term:
0000 090B
                   main
                                   call
                                           pla88
0001 0A00
                                   goto
                                           main
                    EVAL_P MACRO Preg_x,bit_n,Pn_x,Pn_a
                             movf
                                     input,W
                                     Pn_x
                             xorlw
                             andlw
                                     Pn a
                                     status,bit2
                                                           ; skip if zero bit not set
                             btfsc
                                                           ; product term = 1
                             bsf
                                     Preg_x,bit_n
                             ENDM
                    ; define macro to load OR term constants:
                    EVAL_Y MACRO OR_an,OR_bn,OR_cn,bit_n
                             movlw OR_an
                                                           ; load constants
                             movwf
                                     OR_a
                             movlw
                                     OR_bn
                             movwf
                                     OR_b
                                     OR_cn
                             movlw
                             movwf
                                     OR_c
                                     EVAL1
                             call
                             btfss
                                     status,bit2
                             bsf
                                     Y_reg,bit_n
                             ENDM
                    ; define procedure to evaluate 1 output (OR) term:
0002 020E
                    EVAL1
                                   movf
                                            Preg_a,W
0003 0174
                                   andwf
                                           OR_a,1
0004 020F
                                   movf
                                            Preg_b,W
0005 0175
                                    andwf
                                           OR_b,1
0006 0210
                                    movf
                                            Preg_c,W
0007 0156
                                    andwf
                                           OR_c,W
0008 0114
                                   iorwf
                                           OR_a,W
0009 0115
                                   iorwf
                                            OR_b,W
000A 0800
                                   retlw
                                           0
                                                            ; W = 1 implies Yn = 1
                    ; now the PLA evaluation procedure:
                   pla88
000B OCFF
                                   movlw
                                            0ffh
000C 0006
                                   tris
                                            6
                                                           ; port_b = input
000D 0206
                                   movf
                                            port_b,W
                                                           ; read input
000E 002C
                                   movwf
                                            input
                                                            ; store input in a register
000F 006E
                                   clrf
                                            Preg_a
                                                            ; clear Product register a
0010 006F
                                    clrf
                                            Preg_b
                                                            ; clear Product register b
0011 0070
                                   clrf
                                            Preg_c
                                                           ; clear Product register c
0012 006D
                                   clrf
                                           Y_reg
                                                            ; clear output register
```

	and al ETTAT	D Dwee	a bi+0 D0 = D0 a	
0012 0009	and_pi EVAL		_a,bit0,P0_x,P0_a	
0013 020C			input,W	
0014 0F00				;
0015 0E0F		and⊥w	P0_a	<i>i</i>
0016 0643		btfsc	status,bit2	; skip if zero bit not set ; product term = 1
0017 050E		bsf	Preg_a,bit0	; product term = 1
	EVAL	P Preq	a,bit1,P1_x,P1_a	
0018 020C	_	movf	input,W	;
0019 0F01		xorlw		;
001A 0E0F			P1_a	
001B 0643				; skip if zero bit not set
001C 052E				; product term = 1
OUIC OSZE		DSI	rieg_a,bici	/ product term = r
	EVAL	P Preq	a,bit2,P2_x,P2_a	
001D 020C				;
001E 0F02				;
001F 0E0F		andlw		;
0020 0643		htfcc	etatus hit?	; skip if zero bit not set
0020 0043 0021 054E				
0021 054E		DSI	Preg_a,Ditz	; product term = 1
	EVAL_		a,bit3,P3_x,P3_a	
0022 020C		movf	input,W	;
0023 0F03		xorlw	P3_x P3_a	;
0024 0E0F				;
0025 0643		btfsc	status,bit2	; skip if zero bit not set
0026 056E		bsf	Preg_a,bit3	; product term = 1
	EVAL_		a,bit4,P4_x,P4_a	
0027 020C				;
0028 0F04				;
0029 0E0F		andlw		;
002A 0643		btfsc	status,bit2	<pre>; skip if zero bit not set ; product term = 1</pre>
002B 058E		bsf	Preg_a,bit4	; product term = 1
	T 67.75.T			
0020 0200	EVAL_		a,bit5,P5_x,P5_a	
002C 020C	EVAL_	movf	input,W	
002D 0F05	EVAL_	movf xorlw	input,W P5 x	;
002D 0F05 002E 0E0F	EVAL_	movf xorlw andlw	input,W P5_x P5_a	;
002D 0F05 002E 0E0F 002F 0643	EVAL_	movf xorlw andlw	input,W P5_x P5_a	;
002D 0F05 002E 0E0F	EVAL	movf xorlw andlw	input,W P5_x P5_a	;
002D 0F05 002E 0E0F 002F 0643		movf xorlw andlw btfsc bsf	input,W P5_x P5_a	;
002D 0F05 002E 0E0F 002F 0643		movf xorlw andlw btfsc bsf	<pre>input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a</pre>	; ; skip if zero bit not set ; product term = 1
002D 0F05 002E 0E0F 002F 0643 0030 05AE		movf xorlw andlw btfsc bsf  P Preg_a movf	<pre>input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W</pre>	; ; skip if zero bit not set ; product term = 1
002D 0F05 002E 0E0F 002F 0643 0030 05AE		movf xorlw andlw btfsc bsf Preg movf xorlw	<pre>input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W</pre>	; ; skip if zero bit not set ; product term = 1 ;
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F		movf xorlw andlw btfsc bsf  P Preg_movf xorlw andlw	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ;</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06		movf xorlw andlw btfsc bsf  P Preg_ movf xorlw andlw btfsc	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2	; ; skip if zero bit not set ; product term = 1 ;
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643	EVAL_	movf xorlw andlw btfsc bsf P Preg movf xorlw andlw btfsc bsf	<pre>input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6</pre>	<pre>; ; ; skip if zero bit not set ; product term = 1 ; ; ; ; skip if zero bit not set</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE	EVAL_	movf xorlw andlw btfsc bsf P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ;; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W	<pre>; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ;</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE	EVAL_	movf xorlw andlw btfsc bsf  P Preg movf xorlw andlw btfsc bsf  P Preg movf xorlw	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ;; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE	EVAL_	movf xorlw andlw btfsc bsf  P Preg movf xorlw andlw btfsc bsf  P Preg movf xorlw andlw	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; ;</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 status,bit2	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 status,bit2	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; ;</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 status,bit2	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7  b,bit0,P8_x,P8_a input,W	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a input,W P8_x	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a input,W P8_x P8_a	<pre>; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 status,bit2	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 status,bit2	<pre>; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 status,bit2	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7  b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 Preg_b,bit0  b,bit1,P9_x,P9_a	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i P Preg_i P Preg_i P Preg_i P Preg_i	input,W P5_x P5_a status,bit2 Preg_a,bit5 a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6 a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7 b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 Preg_b,bit0 b,bit1,P9_x,P9_a input,W	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg movf xorlw andlw btfsc bsf  P Preg movf xorlw andlw btfsc bsf  P Preg movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7  b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 Preg_b,bit0  b,bit1,P9_x,P9_a input,W P9_x	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ;</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7  b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 Preg_b,bit0  b,bit1,P9_x,P9_a input,W P9_x P9_a	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; skip if zero bit not set ; product term = 1 ; ; skip if zero bit not set ; product term = 1 ; ; skip if zero bit not set ; product term = 1</pre>
002D 0F05 002E 0E0F 002F 0643 0030 05AE 0031 020C 0032 0F06 0033 0E0F 0034 0643 0035 05CE 0036 020C 0037 0F07 0038 0E0F 0039 0643 003A 05EE	EVAL_	movf xorlw andlw btfsc bsf  P Preg_i movf xorlw andlw btfsc bsf	input,W P5_x P5_a status,bit2 Preg_a,bit5  a,bit6,P6_x,P6_a input,W P6_x P6_a status,bit2 Preg_a,bit6  a,bit7,P7_x,P7_a input,W P7_x P7_a status,bit2 Preg_a,bit7  b,bit0,P8_x,P8_a input,W P8_x P8_a status,bit2 Preg_b,bit0  b,bit1,P9_x,P9_a input,W P9_x P9_x P9_a status,bit2	<pre>; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ; skip if zero bit not set ; product term = 1 ; ; ; skip if zero bit not set ; product term = 1 ; ;</pre>

```
EVAL_P Preg_b,bit2,P10_x,P10_a
0045 020C
                                    movf
                                            input,W
0046 OF0A
                                    xorlw
0047 OEOF
                                    andlw
                                            P10_a
0048 0643
                                    btfsc
                                            status,bit2
                                                           ; skip if zero bit not set
0049 054F
                                            Preg_b,bit2
                                                           ; product term = 1
                             EVAL_P Preg_b,bit3,P11_x,P11_a
004A 020C
                                    movf
                                            input,W
004B 0F0B
                                    xorlw
                                            P11_x
004C 0E0F
                                     andlw
                                            P11_a
004D 0643
                                    btfsc
                                            status,bit2
                                                           ; skip if zero bit not set
004E 056F
                                    bsf
                                            Preg_b,bit3
                                                           ; product term = 1
                             EVAL_P Preg_b,bit4,P12_x,P12_a
004F 020C
                                    movf
                                            input,W
0050 OFOC
                                    xorlw
                                            P12_x
0051 0E0F
                                    andlw
                                            P12 a
0052 0643
                                    btfsc
                                            status,bit2
                                                           ; skip if zero bit not set
0053 058F
                                    bsf
                                            Preg_b,bit4
                                                           ; product term = 1
                             EVAL_P Preg_b,bit5,P13_x,P13_a
0054 020C
                                    movf
                                            input,W
0055 0F0D
                                    xorlw
                                            P13 x
0056 OEOF
                                    andlw
                                            P13 a
0057 0643
                                           status,bit2
                                                          ; skip if zero bit not set
                                    btfsc
0058 05AF
                                    hsf
                                            Preg_b,bit5
                                                          ; product term = 1
                             EVAL_P Preg_b,bit6,P14_x,P14_a
0059 020C
                                    movf
                                            input,W
005A 0F0E
                                    xorlw
                                            P14 x
005B 0E0F
                                    andlw
                                            P14 a
                                                           ; skip if zero bit not set
005C 0643
                                            status.bit2
                                    btfsc
005D 05CF
                                            Preq b,bit6
                                                           ; product term = 1
                                    bsf
                             EVAL_P Preg_b,bit7,P15_x,P15_a
005E 020C
                                    movf
                                            input.W
005F 0F0F
                                    xorlw
                                            P15 x
0060 0E0F
                                    andlw
                                            P15 a
                                                         ; skip if zero bit not set
0061 0643
                                    btfsc
                                            status,bit2
0062 05EF
                                            Preg_b,bit7
                                    bsf
                                                           ; product term = 1
                             EVAL_P Preg_c,bit0,P16_x,P16_a
0063 020C
                                    movf
                                            input.W
0064 0F00
                                    xorlw
                                            P16 x
0065 0E00
                                    andlw
                                            P16_a
0066 0643
                                    btfsc
                                           status,bit2
                                                         ; skip if zero bit not set
0067 0510
                                    bsf
                                            Preg_c,bit0
                                                           ; product term = 1
                             EVAL_P Preg_c,bit1,P17_x,P17_a
0068 020C
                                    movf
                                            input,W
                                    xorlw
                                            P17_x
006A 0E00
                                    andlw
                                           P17_a
006B 0643
                                            status,bit2
                                                           ; skip if zero bit not set
                                    btfsc
006C 0530
                                                          ; product term = 1
                                    bsf
                                            Preg_c,bit1
                             EVAL_P Preg_c,bit2,P18_x,P18_a
006D 020C
                                            input,W
006E 0F00
                                    xorlw
                                            P18_a
006F 0E00
                                    andlw
0070 0643
                                    btfsc
                                            status,bit2
                                                           ; skip if zero bit not set
0071 0550
                                    bsf
                                            Preg_c,bit2
                                                           ; product term = 1
                             EVAL_P Preg_c,bit3,P19_x,P19_a
0072 020C
                                    movf
                                            input,W
0073 OF00
                                    xorlw
                                            P19_x
0074 0E00
                                     andlw
                                            P19_a
0075 0643
                                    btfsc
                                            status,bit2
                                                           ; skip if zero bit not set
0076 0570
                                    bsf
                                            Preg_c,bit3
                                                           ; product term = 1
```

```
EVAL_P Preg_c,bit4,P20_x,P20_a
0077 020C
                                    movf
                                            input,W
0078 OF00
                                    xorlw
                                            P20_x
0079 OE00
                                    andlw
                                            P20_a
                                    btfsc status,bit2 ; skip if zero bit not set
bsf Preg_c,bit4 ; product term = 1
007A 0643
007B 0590
                                            Preg_c,bit4
                             EVAL_P Preg_c,bit5,P21_x,P21_a
007C 020C
                                    movf
                                            input,W
007D 0F00
                                    xorlw
                                            P21_x
007E 0E00
                                    andlw
                                           P21_a
                                                         ; skip if zero bit not set
007F 0643
                                           status,bit2
                                    btfsc
0080 05B0
                                    bsf
                                            Preg_c,bit5
                                                          ; product term = 1
                             EVAL_P Preg_c,bit6,P22_x,P22_a
0081 020C
                                    movf input,W
0082 OF00
                                    xorlw
                                            P22_x
0083 0E00
                                    andlw P22 a
                                           status,bit2 ; skip if zero bit not set
Preg_c,bit6 ; product term = 1
0084 0643
                                    btfsc
0085 05D0
                                    bsf
                                            Preg_c,bit6
                             EVAL_P Preg_c,bit7,P23_x,P23_a
0086 020C
                                    movf
                                            input,W
0087 OF00
                                    xorlw
                                           P23 x
0088 0E00
                                    andlw
                                            P23 a
0089 0643
                                           status,bit2
                                                         ; skip if zero bit not set
                                    btfsc
008A 05F0
                                            Preg_c,bit7
                                    bsf
                                                          ; product term = 1
                              EVAL_Y OR_a0,OR_b0,OR_c0,bit0
                   or pl
                                           OR_a0
008B 0CED
                                    movlw
                                                          ; load constants
008C 0034
                                    movwf
                                            OR a
008D 0CD7
                                    movlw
                                            OR_b0
008E 0035
                                    movwf
                                            OR_b
008F 0C00
                                    movlw
                                            OR_c0
0090 0036
                                    movwf
                                            OR_c
0091 0902
                                    call
0092 0743
                                           status,bit2
                                    btfss
0093 050D
                                    bsf
                                            Y_reg,bit0
                             EVAL_Y OR_a1,OR_b1,OR_c1,bit1
0094 0C9F
                                    movlw OR_a1 ; load constants
0095 0034
                                    movwf
                                            OR_a
0096 0C27
                                            OR_b1
0097 0035
                                    movwf
                                            OR_b
0098 0C00
                                    movlw
                                            OR_c1
0099 0036
                                    movwf
009A 0902
                                    call
                                            EVAL1
009B 0743
                                    btfss
                                            status,bit2
009C 052D
                                    bsf
                                            Y_reg,bit1
                             EVAL_Y OR_a2,OR_b2,OR_c2,bit2
009D 0CFB
                                    movlw OR_a2 ; load constants
009E 0034
                                    movwf
                                            OR_a
009F 0C2F
                                    movlw
                                            OR_b2
00A0 0035
                                    movwf
                                            OR_b
00A1 0C00
                                    movlw
                                            OR_c2
00A2 0036
                                    movwf
                                            OR_c
00A3 0902
                                    call
                                            EVAL1
00A4 0743
                                    btfss
                                            status,bit2
```

```
00A5 054D
                                    bsf
                                             Y req,bit2
                              EVAL_Y OR_a3,OR_b3,OR_c3,bit3
00A6 0C6D
                                                             ; load constants
                                    movlw
                                            OR a3
00A7 0034
                                             OR a
                                    movwf
00A8 0C79
                                    movlw
                                             OR b3
00A9 0035
                                    movwf
                                             OR b
00AA 0C00
                                    movlw
                                             OR c3
00AB 0036
                                             OR c
                                    movwf
00AC 0902
                                    call
                                             EVAL1
00AD 0743
                                             status,bit2
                                    btfss
00AE 056D
                                    bsf
                                             Y_reg,bit3
                              EVAL_Y OR_a4,OR_b4,OR_c4,bit4
00AF 0C45
                                                            ; load constants
                                    movlw
                                            OR_a4
00B0 0034
                                    movwf
                                             OR_a
00B1 0CFD
                                             OR_b4
00B2 0035
                                    movwf
                                             OR_b
00B3 0C00
                                    movlw
                                             OR_c4
00B4 0036
                                    movwf
                                             OR_c
00B5 0902
                                     call
                                             EVAL1
00B6 0743
                                    btfss
                                             status,bit2
00B7 058D
                                    bsf
                                             Y_reg,bit4
                              EVAL_Y OR_a5,OR_b5,OR_c5,bit5
00B8 0C71
                                    movlw
                                            OR_a5
                                                             ; load constants
00B9 0034
                                             OR_a
00BA 0CDF
                                     movlw
                                             OR_b5
00BB 0035
                                     movwf
                                             OR_b
00BC 0C00
                                     movlw
                                             OR_c5
00BD 0036
                                     movwf
00BE 0902
                                     call
                                             EVAL1
00BF 0743
                                    btfss
                                             status,bit2
00C0 05AD
                                    bsf
                                             Y_reg,bit5
                              EVAL_Y OR_a6,OR_b6,OR_c6,bit6
00C1 0C7C
                                                             ; load constants
                                    movlw
                                             OR_a6
00C2 0034
                                    movwf
                                             OR_a
00C3 0CEF
                                    movlw
                                             OR_b6
00C4 0035
                                    movwf
                                             OR b
00C5 0C00
                                    movlw
                                             OR_c6
00C6 0036
                                    movwf
                                             OR c
00C7 0902
                                     call
                                             EVAL1
                                             status,bit2
00C8 0743
                                    btfss
00C9 05CD
                                    bsf
                                             Y_reg,bit6
                              EVAL_Y OR_a7,OR_b7,OR_c7,bit7
00CA 0C00
                                    movlw
                                             OR a7
                                                            ; load constants
00CB 0034
                                    movwf
                                             OR_a
00CC 0C00
                                             OR b7
                                    movlw
00CD 0035
                                    movwf
                                             OR_b
00CE 0C00
                                    movlw
                                             OR c7
00CF 0036
                                             OR c
                                    movwf
00D0 0902
                                    call
                                             EVAT.1
00D1 0743
                                             status.bit2
                                    btfss
00D2 05ED
                                    bsf
                                             Y req,bit7
                    ; Y_reg now contains 8 output values:
00D3 0040
                                    clrw
                    wr_out
00D4 0007
                                     tris
                                                             ; port c = output
00D5 020D
                                             Y_reg,W
                                    movf
00D6 0027
                                    movwf
                                                             ; Y_reg -> port_c
                                            port_c
00D7 0800
                                    retlw
0000 8d00
                    ZZZ
                                    nop
                           END
Errors
Warnings :
```



# **AN593**

## **Serial Port Routines Without Using the RTCC**

#### INTRODUCTION

The PIC16C5X has one 8-bit timer (RTCC) which can use an 8-bit prescaler. In some instances, the user would like to use this timer for some other purposes and yet be able to do a transmit and receive using the serial port. This application note offers routines to do a simple 8-bit transmit and receive with no handshake, at baud rates from 1200 to 9600. Please note that these routines use a timed loop which is as accurate as the clock which drives the PIC16C5X. The user enters the frequency and baud rate desired. The calculated value "delay" in the serial routine has to be an 8-bit value only. If the value is greater than 8-bits, the frequency and baud rate values have to be changed.

#### **CONCLUSION**

Simple transmit and receive routines can be written without using RTCC to generate the baud rate.

4

Author: Stan D'Souza

Logic Products Division

## **Serial Port Routines Without Using the RTCC**

#### **APPENDIX A**

```
MPASM 00.00.66 Beta
                                  6-24-1994 7:4:48
                                                                   PAGE 1
LOC OBJECT CODE
                    LINE SOURCE TEXT
                    0001;
                    {\tt 0002} ;These routines were written to work on the PICDEM1 hardware.
                    {\tt 0003} ; The frequency of the clock is 16 Mhz and the hardware uses no
                    0004 ; handshake
                    0005;
                                 TX -> RA3
                                 RX -> RA2
                    0006 ;
                    0007
                                 list p=16c54,f=inhx8m
                    0008;
00F4 2400
                    0009 clockrate equ .16000000
2580
                    0010 baudrate equ
                    0011;
003D 0900
                    0012 fclk equ
                                      clockrate/4
                    0013 ;***********************************
                    0014 ; The value baudconst must be a 8 bit value only
                                      0088
                    0015 baudconst
                    0016 ;*******
0010
                    0017 count
                                        0x10
                                equ
0011
                    0018 txreg
                                 equ
                                         0x11
0011
                    0019 rcreg
                                         0 \times 11
                                 equ
0012
                    0020 delay
                                         0x12
                                 equ
                    0021 tempa
0013
                                         0 \times 13
                                 equ
                    0022 hi
0010
                                         0x10
                                 equ
0011
                    0023 lo
                                 equ
                                         0x11
0015
                    0024 gpram
                                         0x15
                                 equ
                    0025 ;
                    0026
                                 include "pic5x.h"
                    0001 ; This is the common header file for all PIC16C5X parts.
                    0002;
                    0003 ;
                    0004
                                 CBLOCK 0x00
                                         _indf, _rtcc, _pcl, _status, _fsr
_porta, _portb
0000 0005
                    0005
                    0006
                    0007
                                 ENDC
                    0008;
                    0009 ; Porta Bits
0001
                         #define
                                         _ra0
                                                         _porta,0
                                          _ra1
                    0011
                          #define
                                                          _porta,1
                                          _ra2
                                                         _porta,2
                                          _ra3
0004
                    0013
                          #define
                    0014
                    0015
                    0016 ; Portb bits
0005
                    0017 #define
                                          _rb0
                                                         _portb,0
0006
                    0018
                          #define
                                         _rb1
                                                         _portb,1
0007
                    0019
                          #define
                                          _rb2
                                                         _portb,2
0008
                    0020
                          #define
                                          _rb3
                                                         _portb,4
0009
                    0021
                          #define
                                          _rb4
                                                         _portb,5
000A
                    0022
                          #define
                                          _rb5
000B
                    0023
                          #define
                                          _rb6
                                                          _portb,6
000C
                    0024
                          #define
                                          _rb7
                                                         _portb,7
                    0025 ;
                    0026 ; STATUS Reg Bits
000D
                    0027
                          #define
                                         _carry
                                                         _status,0
000E
                    0028
                          #define
                                                         _status,0
000F
                    0029
                          #define
                                         _dc
                                                         _status,1
                                         _z
                                                         _status,2
0010
                    0030
                          #define
0011
                    0031
                          #define
                                         _pd
                                                         _status,3
0012
                    0032
                          #define
                                         _to
                                                         _status,4
0013
                    0033
                          #define
                                          _pa0
                                                          _status,5
0014
                    0034
                          #define
                                          _pa1
                                                          _status,6
                    0035;
                    0026
```

# **Serial Port Routines Without Using the RTCC**

	0007		
0015	0027 ; 0028 #define _tx	_porta,3	
0016	0020 #define _rx	_porta,3	
0010	0030 ;	porca72	
	0031 org	0	
	0032 start		
0000 095A	0033 call	wait	
0001 0C0F	0034 movlw	B'00001111'	
0002 0025	0035 movwf	_porta	
0003 0007	0036 movlw	B'00000111'	
0004 0005	0037 tris	_porta	
0005 0066 0006 0040	0038 clrf 0039 clrw	_portb	
0007 0006	0040 tris	_portb	
0007 0000 0008 0CA5	0041 movlw	0xa5	
0009 0195	0042 xorwf	gpram,w	
000A 0643	0043 btfsc	_z	
000B 0964	0044 call	Mclr	
000C 0CA5	0045 movlw	0xa5	
000D 0035	0046 movwf	gpram	
	0047 ;		
0000 0000	0048 ;	00-5	
000E 0C2F	0049 movlw	0x2f	
000F 0033 0010 0C38	0050 movwf 0051 movlw	tempa B'00111000'	
0010 0038	0051 MOVIW		
0012 0061	0053 clrf	_rtcc	
	0054 Slcheck		
0013 0201	0055 movf	_rtcc,w	
0014 0643	0056 btfsc	_z	;if S1 pressed then skip
0015 0A13	0057 goto	S1check	
	0058 ;		
0016 02B3	0059 next	<b>.</b>	
0016 02B3 0017 06F3	0060 incf 0061 btfsc	tempa tempa,7	
0017 00F3 0018 0A61	0062 goto	AllDone	
0019 0213	0063 movf	tempa,w	
001A 0920	0064 call	transmit	
001B 0937	0065 call	receive	
001C 0093	0066 subwf	tempa,w	
001D 0643	0067 btfsc		
001E 0A47	0068 goto	fail	
001F 0A16	0069 goto	next	
	0070 ; 0071 ;		
	0071 / 0072 transmit		
0020 0031	0072 cransmic movwf	txreg	
0021 0465	0074 bcf	_tx	;send start bit
0022 0C88	0075 movlw	baudconst	
0023 0032	0076 movwf	delay	
0024 0C09	0077 movlw	.9	
0025 0030	0078 movwf	count	
0006 0000	0079 txbaudwait		
0026 02F2 0027 0A26	0080 decfsz	_	
0027 0A26 0028 0C88	0081 goto 0082 movlw	txbaudwait baudconst	
0029 0032	0083 movwf		
002A 02F0		count	
002B 0A30	0085 goto	SendNextBit	
002C 0C09	0086 movlw		
002D 0030	0087 movwf	count	
002E 0565	0088 bsf	_tx	send stop bit
002F 0800	0089 return		
0000 0001	0090 SendNextBit		
0030 0331	0091 rrf	txreg	
0031 0703 0032 0A35	0092 btfss 0093 goto	_c Setlo	
0032 0A35 0033 0565	0093 goto 0094 bsf	_tx	
0034 0A26	0095 goto	txbaudwait	
	5.70		

# **Serial Port Routines Without Using the RTCC**

		0006	Setlo			
0035	0465	0097	26010	bcf	_tx	
0036		0098			txbaudwait	
		0099	;	5		
		0100	;			
		0101	receive			
0037		0102		otfsc	_rx	
0038	0A37	0103		goto	receive	;wait for receive
0020	0.000		rxbaudwa		4-1	
0039 003A		0105 0106		decfsz	rxbaudwait	
	0C88	0107		_	baudconst	
003C		0108		movwf		
003D	02F0	0109		decfsz	count	
003E	0A42	0110		goto	RecvNextBit	
	0C09	0111		movlw		
0040		0112		movwf	count	
0041	0800	0113	RecvNext	return		
0042	0403	0115	RECVINEA	bcf	_c	
	0645	0116		btfsc	_rx	
	0503	0117		bsf	_ _c	
0045	0331	0118		rrf	rcreg	
0046	0A39	0119		goto	rxbaudwait	
		0120				
0047	0000		fail			
	0266 094A	0122 0123		comf	_portb halfsec	
	0A47	0123		call goto	fail	
0015	01117		halfsec		IUII	
004A	0070	0126		clrf	hi	
004B	0071	0127		clrf	lo	
			hsloop			
	0000	0129		nop		
	0000	0130 0131		nop		
	0000	0131		nop nop		
	0000	0133		nop		
	0000	0134		nop		
0052	0000	0135		nop		
	0000	0136		nop		
	0000	0137		nop	_	
0055		0138		decfsz		
0056	0A4C	0139 0140		goto decfsz	hsloop	
	0A4C	0141		goto	hsloop	
0059		0142		return	потоор	
		0143	;			
		0144	wait			
005A		0145		clrf	hi	
005B	0071	0146	a1	clrf	lo	
005C	0.0121	0147 0148	aly	doafan	1.0	
	0A5C	0148		decfsz goto	dly	
005E		0150		decfsz	-	
005F		0151		goto	dly	
0060	0800	0152		return		
		0153				
		0154				
0061	0C55	0155 0156	AllDone	movlw	0.255	
	0026	0156		moviw	_portb	
	0A63	0157		goto	_portb	
		0159		5		
			Mclr			
	0066	0161		clrf	_portb	
	00E6	0162		decf	_portb	
0066	0075		S3check	clrf	gpram	
		0104	SSCHECK			

### 2

# **Serial Port Routines Without Using the RTCC**

0067 0625	0165	btfsc	_ra1
0068 0A67	0166	goto	S3check
0069 0066	0167	clrf	_portb
006A 0A6A	0168	goto	\$
	0169 ;		
	0170 ;		
	0171	org	0x1ff
01FF 0A00	0172	goto	start
	0173 ;		
	0174	end	
	0175		
	0176		
	0177		
	0178		
	0179		
	0180		
	0181		
MEMORY USAGE MAP	X'X' = Used,	-' = Unus	sed)
			XXXXXXXXXXXXXX XXXXXXXXXXXXX
0040 : XXXXXXXXXX	CXXXXX XXXXXXX	XXXXXXXX	XXXXXXXXXXX
0180 :			
01C0 :			–X
All other memory b	Diocks unused.		

Errors : 0 Warnings : 0

# **Serial Port Routines Without Using the RTCC**

NOTES:



# **AN510**

## Implementation of an Asynchronous Serial I/O

### INTRODUCTION

The PIC16C5X series from Microchip Technology Inc., are 8-bit, high-speed, EPROM-based microcontrollers. This application note describes the implementation of an Asynchronous serial I/O using Microchip's PIC16C5X series of high-speed 8-bit microcontrollers. These EPROM based microcontrollers can operate at very high speeds with a minimum of 200 ns cycle time @ 20 MHz input clock. Many microcontroller applications require chip-to-chip serial data communications. Since the PIC16C5X series have no on chip serial ports, serial communication has to be performed in software. For many cost-sensitive high volume applications, implementation of a serial I/O through software provides a more cost effective solution than dedicated logic. This application note provides code for PIC16C5X to simulate a serial port using two I/O Pins (one as input for reception and the other as output for transmission).

### **IMPLEMENTATION**

Two programs are provided in this application note. One program simulates a full duplex RS-232 communication and the other provides implementation of half duplex communication. Using Half-Duplex, rates up to 19200 baud can be implemented using an 8 MHz input clock. In case of Full-Duplex, the software can handle up to 9600 baud at 8 MHz and 19200 baud at 20 MHz, one or two stop bits, eight or seven data bits, No Parity and can

transmit or receive with either LSB first (normal mode) or MSB first (CODEC like mode). It should be noted that the higher the input clock the better the resolution. These options should be set up during assembly time and not during run time. The user simply has to change the header file for the required communication options. The software does not provide any handshaking protocols. With minor modifications, the user may incorporate software handshaking using XON/XOFF. To implement hardware handshaking, an additional two digital I/O Pins may be used as RTS (ready to send) and CTS (clear to send) lines.

Figure 1 shows a flow chart for serial transmission and Figure 2 shows a flow chart for reception. The flowcharts show cases for transmission/reception with LSB first and eight data bits. For reception, the data receive pin, DR, is polled approximately every B/2 seconds (52  $\mu$ s in case of 9600 baud) to detect the start bit, where B is the time duration of one bit (B = 1/Baud). If a start bit is found, then the first data bit is checked for after 1.25B seconds. From then on, the other data bits are checked every B seconds (104 $\mu$ s in case of 9600 baud).

In the case of transmission, first a start bit is sent by setting the transmit data pin, DX to zero for B seconds, and from then on the DX pin is set/cleared corresponding to the data bit every B seconds. Assembly language code corresponding to the following flowcharts is given in Figures 3 and 4.

FIGURE 1 - TRANSMISSION FLOW CHART





FIGURE 2 - RECEPTION FLOW CHART



### FIGURE 3 - TRANSMIT ASSEMBLY CODE (CORRESPONDING TO FIGURE 1)


```
Xmtr movlw 8
                   ; Assume XmtReg contains data to be Xmted
    movwf XCount
                   ; 8 data bits
    bcf
         Port_A,DX ; Send Start Bit
Delay ; Delay for B/2 Seconds
X_next call Delay
    rrf XmtReg
     btfsc STATUS, CARRY; Test the bit to be transmitted
    bsf Port_A,DX
                    ; Bit is a one
     btfss STATUS, CARRY
     bcf Port_A,DX ; Bit is zero
    ; If count = 0, then transmit a stop bit
X_Stop call Delay
    bsf
                    ; Send Stop Bit
         Port_A,DX
X_Over goto X_Over
```

### FIGURE 4 - RECEIVE ASSEMBLY CODE (CORRESPONDING TO FIGURE 2)

```
Receiver *************
      Rcvr btfsc Port_A,DR
                                  ; Test for Start Bit
             goto Rcvr
                                 ; Start Bit not found
             movlw 8 ; Start Bit Detected
movwf RCount ; 8 Data Bits
clrf RcvReg ; Receive Data Register
call Delay : Polar 5
      R_next call Delay
                                 ; Delay for B/2 Seconds, B=Time duration of 1
Bit
              bcf
                    STATUS, CARRY ; Clear CARRY bit
              rrf
                    RcvReg ; to set if MSB first or LSB first
              btfsc Port_A,DR
                                  ; Is the bit a zero or one ?
                                 ; Bit is a one
             bsf
                    RcvReg,MSB
              call Delay
              decfsz RCount
              goto R_next
       R_Over goto R_Over
                                 ; Reception done
```

The software is organized such that the communication software acts as a Real Time Operating System (RTOS) which gives control to the User routine for a certain time interval. After this predetermined time slot, the user must give back the control to the Operating System. This is true only in the case of full-duplex implementation. Timing considerations are such that the user gets control for approximately half the time of the bit rate and the rest of the half time is used up by the Operating System (and software delays). Please refer to Table 1 for the delay constants and the time the User gets at 8 MHz input clock. Delay constants and the time that the User gets at 20 MHz and 4 MHz input clock speeds are given in the source code listing of the full duplex routine. At frequencies other than 4, 8, or 20 MHz, the delay constants and the time the user gets can be computed from the equations given in Figure 6.

### FIGURE 5 - FULL DUPLEX BLOCK DIAGRAM



## FIGURE 6 - EQUATIONS FOR DELAY CONSTANTS

```
Baud_Cycles = Clkout/Baud;
User_time = Baud_Cycles* (float) 0.5;
K0 = (1.25*Baud_Cycles - 2.0*User_time - 89)/3.0 ; IF (K0 < 0)
{
    K0 = 0.0;
    User_time = 0.50* (1.25*Baud_Cycles - 89.0);
}
K1 = (1.25*Baud_Cycles-18 - User_time - 59.0 - 3.K0)/3.0;
K2 = (Baud_Cycles - User_time - 41.0 - 3.K0)/3.0;
K3 = (Baud_Cycles - User_time - 61.0 - 3.K0)/3.0;
K4 = (Baud_Cycles - User_time - 55.0 - 3.K0)/3.0;
K5 = (Baud_Cycles - User_time - 55.0 - 3.K0)/3.0;
K6 = 0.0;
K7 = (1.25*Baud_Cycles - User_time - 39.0 - 3.K0)/3.0;
```

TABLE 1 - DELAY CONSTANTS AT 8 MHz INPUT CLOCK

Constant	19200	9600	4800	2400	1200
K0	-	0	5	39	109
K1	-	39	80	150	288
K2	-	27	51	86	155
K3	-	21	44	80	148
K4	-	23	46	82	150
K5	-	24	47	83	151
K6	-	0	0	0	0
K7	-	45	86	156	295
User Cycles	-	86	208	416	832

TABLE 2 - DELAY CONSTANTS AT 20 MHz INPUT CLOCK

Constant	19200	9600	4800	2400	1200
K0	0	13	57	143	317
K1	49	98	184	358	705
K2	34	60	103	191	364
K3	27	53	96	184	357
K4	29	55	98	186	359
K5	30	56	99	187	360
K6	0	0	0	0	0
K7	56	104	190	365	712
User Cycles	118	260	521	1042	2083

For example, if the baud rate selected is 9600 bps (@ 8 MHz) , then the total time frame for one bit is approximately 104  $\mu s$ . Out of this 104  $\mu s$ , 61  $\mu s$  is used by the Operating System and the other 4  $\mu s$  is available to the User. It is the User's responsibility to return control to the Operating System exactly after the time specified in Table 1. For very accurate timing (with resolution up to one clock cycle) the User may set up the RTCC timer with the Prescaler option for calculating the real time. With RTCC set to increment on internal CLKOUT

(500 ns @ 8 MHz CLKIN) and the prescaler assigned to it, very accurate and long timing delay loops may be assigned. This method of attaining accurate delay loops is not used in the RS232 code (RTOS), so that the RTCC is available to the User for other important functions. If the RTCC is not used for other functions, the User may modify the code to replace the software delay loops, by counting the RTCC. For an example of using this method of counting exact timing delays, refer to the "User" routine in Full-Duplex code (Appendix B).

The software uses minimal processor resources. Only six data RAM locations (File Registers) are used. The RTOS uses one level of stack, but it is freed once the control is given back to the user. The watchdog timer and RTCC are not used. The user should clear the watchdog timer at regular intervals, if the WDT is enabled

The usage of the program is described below. The user should branch to location "Op\_Sys" exactly after the time specified in Table 1 or as computed from Equations in Figure 6. Whereas, the transmission is totally under User control, the Reception is under the control of the Operating System. As long as the user does not set the X\_flag, no transmission occurs. On the other hand the Operating System is constantly looking for a start bit and the user should not modify either R\_done flag or RcvReg.

#### TRANSMISSION

Transmit Data is output on DX pin (Bit 0 of Port\_A). In the user routine, the user should load the data to be transmitted in the XmtReg and Set the X\_flag (bsf FlagRX,X\_flag). This flag gets cleared after the transmission. The user should check this flag (X\_flag) to see if transmission is in progress. Modifying XmtReg when X\_flag is set will cause erroneous data to be transmitted.

### **RECEPTION**

Data is received on pin DR (Bit 1 of Port\_A). The User should constantly check the "R\_done" flag to see if reception is over. If the reception is in progress, R\_flag is set. If the reception is over, "R\_done" flag is set to 1. The "R\_done" flag gets reset to zero when a next start bit is detected. The user should constantly check the R\_done flag, and if SET, then the received word is in Register "RcvReg". This register gets cleared when a new start bit is detected. It is recommended that the receive register RcvReg be copied to another register after the R\_done flag is set. The R\_done flag also gets cleared when the next start bit is detected.

The user may modify the code to implement an N deep buffer (limited to the number of Data RAM locations available) for receive. Also, if receiving at high speeds, and if the N deep buffer is full, an XOFF signal (HEX 13) may be transmitted. When ready to receive more data, an XON signal (HEX 11) should be transmitted.

### SUMMARY

PIC16C5X family of microcontrollers allow users to implement half or full duplex RS-232 communication.

Author: Amar Palacherla Logic Products Division

2

### APPENDIX A: ASSEMBLY LANGUAGE FOR HALF DUPLEX

PAGE 1		RS-232 Communication With PIC16C54	nous Communication	n tested at Bauds from 1200 to 19200 Baud	( N	As a test, this program will echo back the data that has been			54, T=ON		PIC16C5X Header *************	; Define Reset Vectors						Sod Sittle of Sod	הפש בא מוחדוטט הפש.			I/O Port Assignments			*************************			Carry Bit is Bit.0 of F3				2 of F3 is Zero Bit						
8:56:3		RS-233	synchro	has beer	hz CLKI	s progr			P=16C54,	"PICREG.H"		; Def:						- 5	٥ 4			0/I :			****		; STA	; Carı				; Bit						
6-24-1994			Duplex Asynchronous	This program has been	@ 8,16,20 Mhz CLKIN	cest, thi	red.			ď,,	*********	1FFH	1FFH	3FFH	7FFH	,	⊣ (	7 0	o 4	•	2	9	7		******			0	0	П	П	0 0	7 (	m 0	n <	7" ~	יו יו	)
	TEXT		Half	This	@ 	As a t	received		LIST	INCLUDE	****	edn	edn	edn	edn		edn	edn	מל ה ה	5 5'	edn	edn	edn		****			edn	edn	edn	edn	edn	n D	edn	בל בל על בל	edn	מלה מלום	\$ 5 <sup>1</sup>
C:\AP-NOTES\	LINE SOURCE TEXT	2 ;	4		7 ;	.,	. 6		. 2		* * * • •			4 PIC56	5 PIC57		/ KICC				2 Port A					7 ;		9 CARRY				3 Z_bit		P_DOWN	T F C	I LOUI		
	LIN	0001	0003	0000	0006	0008	6000	0000	0012	0013	0001	0002	0003	0004	0002	9000	/ 000	8000	0000	0011	0012	0013	0014	0015	0016	0017	0018	0019	0020	0021	0022	0023	000	0025	0 0	7 700	0000	)
MPASM 01.00.02 Alpha	LOC OBJECT CODE											01FF	01FF	03FF	07FF		OOOT	7000	0000	1	0005	9000	0007					0000	0000	0001	0001	0002	0002	0003	n	0004	4000	

														****************			Communication Darameters ************************************		; If ( X MODR==1) Then transmit TSB first	_	( D MODE1) Then we design I ob first	MODE1)	II ( A_MODE==0) INCH receive MSB IIrst ( CODEC IIRe )	if (X_Nbit==1) # of data bits ( Transmission ) is 8 el	; if (R_Nbit==1) # of data bits ( Reception ) is 8 else 7		; if $Sbit2 = 0$ then 1 $Stop$ Bit else 2 $Stop$ Bits		******	5 of F3 (	; Bit 6 of F3 ( PA1 )			; Reciive Pin ( Bit 1 of Port A )			П	; 6+3X = CLKOUT/Baud	; 3+3X = 0.5*CLKOUT/Baud	; 3+3X = 1.25*CLKOUT/Baud	; 11+3X = CLKOUT/Baud	; 9 +3X = CLKOUT/Band		** Data RAM Assignments ***********		; Dummy Origin		; Data received
9	7		1	0		0	7		ı	ı	0	0		*****					_	ı	_	4		П	ı		0		* * * * * *	PA0	PA1		0	_			. 68	. 67	.34	. 86	99.	99.		********		180		⊣
2	edn		edn	edn		edn	edn		edn	edn	Z	edn		****			******		[1		ç	7		귎	교		7.		*	2	edn		edn	edn			Z.	Z.	edn	edn	Z	edn		*****		ORG		ស្ល
edn	9		9	9		9	9		9	9	edn	9		****			****		E. P. C.		500				t equ		edn		*	ıd edn			0,	9			_1 equ	_2 equ						***		R		eg RES
PA1	PA2		Same	M		LSB	MSB		TRUE	YES	FALSE	NO							30016 X MODE		TOW D			X_Nbit	R_Nbit		Sbit2				R_flag		DX	R				BAUD_2		BAUD_4	BAUD X				٠.			RcvReg
0030	0031	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044	0045	0013	0014	0015	0016	0017	0100	0 0	0013	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044
																																																0001
9000	0007		0001	0000		0000	0007		0001	0001	0000	0000							000		1000	1000		0001	0001		0000			0002	9000		0000	0001			0044	0043	0022	0026	0042	0042						0008

RES 1 ; Data to be transmitted RES 1 ; Counter for #of Bits Transmitted ***********************************	<pre>clrf RcvReg ; Clear all bits of RcvReg btfsc Port_A,DR ; check for a Start Bit goto User ; delay for 104/2 us call Delay4 ************************************</pre>	; 8 Data bits ; 7 data bits	CARRY Same ; to set if MSB first or LSB first Same	rt_A,DR MODE R_Nbit RcvReg,MSB ; Conditional Assembly	baf Ender Forkeg, LSB  ENDIF  (all DelayY  decfsz Count, Same  goto R.next
RES 1 RES 1 RES 1 RES 0	clrf RcvReg btfsc Port_A,DR goto User call belay4 *************** Receiver	vlw SE 7lw OIF	movwf Count bcf STATUS,CARRY IF R_MODE rrf RcvReg,Same rlf RcvReg,Same	ESC PO FECTOSSI SILSE SOSI	bsf RcvReg,LSB ENDIF call DelayY decfsz Count,Same goto R_next ************************************
XmtReg Count DlyCnt ; *****;	Talk; *****; ', *****		R_next	, IF	B
0 0 4 5 0 0 4 4 7 0 0 4 4 7 0 0 4 4 7 0 0 4 5 0 0 0 5 9 0 0 5 5 0 0 0 5 0 0 0 0 5 0 0 0 0 5 0	000000000000000000000000000000000000000	0061	0000 0066 0068 0068 0070	00073 K	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0001 0001 0001	0068 0625 0830 0923	0000	002A 0403 0328	0625 05E8	091F 02EA 0A06 0208 0029
0009 000A 000B	0000 0001 0002 0003	0004 0008	00005	8 6000	000A 000C 000C 000D 000D

																; Send Start Bit					; Conditional Assembly	; to set if MSB first or LSB first											; Send Stop Bit								; Back To Reception & Transmision					
	X Nbit	8		7		Count		X_MODE		X_Nbit		XmtReg,Same				Port_A,DX	Delay1	STATUS, CARRY		X MODE	XmtReg,Same		XmtReg,Same	i		STATUS, CARRY	Port_A,DX	STATUS, CARRY	Port_A,DX	DelayX	Count,Same	X_next	Port_A,DX	Delay1		Sbit2	Port_A,DX	Delay1			Talk	-	ot Transmission		BAUD_Y	save
	H	movlw	ELSE	movlw	ENDIF	movwf		ΙF	ELSE	ΙΉ	ELSE	rlf	ENDIF	ENDIF		bcf	call	bcf		IF	rrf	ELSE	rlf	ENDIF		btfsc	psf	btfss	bcf	call	decfsz	goto	pst	call		IF	pst	call	ENDIF		goto			-	mov.lw	goto
0093 ; 0094 Xmtr	00095	9600	0097	8600	6600	0100	0101 ;	0102	0103	0104	0105	0106	0107	0108	0109 ;	0110	0111	0112 X_next	0113 ;	0114	0115	0116	0117	0118	0119 ;	0120	0121	0122	0123	0124	0125	0126	0127	0128	0129 ;	0130	0131	0132	0133	0134 ;	0135		0137 ; End		0139 DelayY	OI 40
		000F 0C08				0010 002A										0011 0405		0013 0403			0014 0329					0015 0603	0016 0505	0017 0703	0018 0405	0019 0921				001D 0925							001E 0A00				001F 0C42	0020 0A28

0021 0042	0141	DelavX	wlvom	RAITD X	
	0142	5	goto		
0023 0C56	0143	Delay4	movlw	BAUD_4	
0024 0A28	0144		goto	save	
0025 0C44	0145	Delayl	movlw	BAUD_1	; 104 uS for 9600 baud
	0146		goto	save	
0027 0C43	0147	Delay2	movlw	BAUD_2	
	0148	save	movwf	DlyCnt	
0029 02EB	0149	redo_1	decfsz	DlyCnt,Same	
002A 0A29	0150		goto	redo_1	
002B 0800	0151		retlw	0	
	0152				
	0153	main	movlw	0EH	; Bit 0 of Port A is Output
002D 0005	0154		tris	Port_A	; Set Port_A.0 as output ( DX )
002E 0525	0155		psf	Port_A, DR	
	0156				
002F 0A00	0157		goto	Talk	
	0158	.,			
	0159				
0030 0C22	0160	User	movlw	BAUD_3	
0031 002B	0161		movwf	DlyCnt	
0032 02EB	0162	redo_2	decfsz	DlyCnt,Same	
0033 0A32	0163		goto	redo_2	
0034 0A00	0164		goto	Talk	; Loop Until Start Bit Found
	0165				
	0166	.,			
	0167		ORG	PIC54	
O1FF 0A2C	0168		goto	main	
	0169		)		
	0170		END		
	0171				
MEMORY USAGE MAP ('X'	[' = Used	,-, 'pəs	= Unused)	ed)	
	22.2		200		AAAAA
0000 : **********	XXX	XXXXXX	XXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXX————
0040 :					
				1 5	
				<	
All other memory blocks unused.	cks ur	used.			
Errors : 0					
Warnings: 0					

### APPENDIX B: ASSEMBLY LANGUAGE LISTING FOR FULL DUPLEX

MPASM 01.00.02 Alpha C:\AP-NOTES\ RS232 Communication Using PIC16C54	C:\AE	C:\AP-NOTES\ 6-24-1994 9:8:43 PAGE 1 ing PIC16C54
LOC OBJECT CODE	LINE	SOURCE TEXT
	0001	********************************
	0002	TITLE "RS232 Communication Using PIC16C54"
	5000	
	1000	י פיותר רויה (1).
	9000	
	0000	Tested from 1200 to 19200 Baud(@
	8000	
	6000	The User gets a total time as specified by the User Cycles
	0010	in the table ( or from equations ). The user routine has to
	0011	use up this
	0012	routine has to give up the control to the Operating System.
	0013	If less than 52 uS is used, then the user should wait in a
	0014	delay loop, until exactly 52 us.
	0015	
	0016	Transmission :
	0017	Transmit Data is output on DX pin (Bit DX of Port_A).
	0018	In the user routine, the user should load the
	0019	
	0020	X_flag ( bsf FlagRX,X_flag ). This flag gets cleared
	0021	after the transmission.
	0022	
	0023	Reception :
	0024	Data is received on pin DR (bit DR of Port_A).
	0025	The User should constantly check the "R_done" flag
	0026	to see if reception is over. If the reception is
	0027	in progress, R_flag is set to 1.
	0028	If the reception is over, "R_done" flag is set to 1.
	0029	The "R_done" flag gets reset to zero when a next start
	0030	bit is detected. So, the user should constantly check
	0031	the R_done flag, and if SET, then the received word
	0032	is in Register "RcvReg". This register gets cleared
	0033	when a new start bit is detected.
	0034	
	0035	Program Memory :
	0036	gram Memory Locati
	0037	in "main" & User routine ) = 132 locations.
	0038	
	0039	
	0040	Total Data memory locations (file registers used) = 6
	0041	
	0042	I File registers for Xmt/Rcv flag test bits

				***************************************		"RS232.H"	***************************************	RS232 Communication Parameters		; If ( X MODE==1) Then transmit LSB first	( X_MODE==0)	; If ( R_MODE==1) Then receive LSB first	( R_MODE==0)	( $X_Nbit==1$ ) # of data bits ( Transmission ) is 8 el	; if ( $R_Nbit==1$ ) # of data bits ( Reception ) is 8 else 7		; if $SB2 = 0$ then 1 Stop Bit	; if $SB2 = 1$ then 2 Stop Bit	**************************************	Receive Test Bit Assignments		0 of	1 of	2 of	; Bit 3 of FlagRX		; Xmt Stop Bit Flag( for 2/1 Stop bits )		٠.	lag ; When Xmission complete, this bit is Cleared		; Transmit Pin ( Bit 0 of Port A )	; Reciive Pin ( Bit 1 of Port A )		***** Data RAM Assignments ************		; Dummy Origin		; Data received	be trans		; Counter for #of Bits to be Received
7		10	0	****			* * * * * * *			Н		Н		Н	П	,	0		*****	Transmit & 1		0	7	m	4	വ	9		Η.	X_flag	•	0	Н		*******		08H		⊣ -	٦,		⊣
edn	edn	edn	edn	* * * *		INCLUDE	* * * *			edu	1	edn		edn	edn		edn		****	Tran		edn	edn	edn	edn	edn	edn		edn	edn		edn	edn				ORG	i	式 1 式 1 び 0	X Z Z	RES	RES
0037 MSB	0039 TRUE 0040 YES		0042 NO	0043 ;	0054		-	0002 ;	0003 ;	0005 X MODE	9000	0007 R_MODE	2 8000		0010 R_Nbit		0012 SB2		0014 ;****	0015;	0016;	0017 X_flag					0022 S_bit			0025 X_done			0028 DR		****** 0800	0031 ;	0032	0033 ;				0037 Roount
00	, 0 0	, 0	0	00		0 (	<i>ے</i>	o	00			J	0	J	J	0	9	9	U	J	0	0	0	O	0	J	0	ا ق		0	9	ی	0	0	0	0	Ð					0001 0
0007	0001	0000	0000							0001		0001		0001	0001		0000					0000	0002	0003	0004	0002	9000	,	0001	0000	6	0000	0001					0	8000	6000	0000	000B

0038	DlyCnt	RES S			Counter f Transmit	for Delay	consta	a 7 7	ם ה ק
0	,		.		- 1	- 1		5	1
0041	., .	onstants		19200	0096	4800	2400	1200	
0043	3	ZO MIIZ /							
0044		KO		0	13	57	143	317*	
0045		K1	•	49	86	184	358*	705*	
0046		K2		34	09	103	191	364*	
0047		K3	- *	27	53	96	184	357*	
0048		K4		29	52	86	186	359*	
0049		K5		30	26	66	187	360*	
0020		К6		0	0	0	0	0	
0051		K7		26	104	190	365*	712*	
0052									
0053		User Cycles	Н	æ		521		2083	
0054	****	********	* * *	****	*****	***********	*	*********	
0055									
0056									
0000		onat anta		19200	9600	4800	2400	1200	
		Mbg V		4		5	9	9	
6000	B) 	MILE							
0000		KO			0	ıc	39	109	
0000	. •	K 1		ı	900	α	150	α	
0063		K2		ı	27	21.0	9 9 9	155	
0.064		23		ı	2.1	44	080	148	
0065		K4		1	23	46	82	2	
9900		K5		ı	24	47	83	151	
0.067		K6		ı	0	0	0	0	
8900		K7		1	45	86	156	295*	
6900									
0000	: Us	ser_Cycles		ı	98	208	416	832	
0071	****	*******	***	* * *	*****	*********	*	********	
0072									
0074	00 1	onstants		19200	9600	4800	2400	1200	
0.075		4 Mh							
0076	) - 	MIIZ							
0077		KO		1	ı	0	5	39	
0078		K1		1	1		80		
0079		K2		ı	ı		51	86	
0080		K3		ı	1		44	8.0	
0081		K4		ı	ı	23	46	82	
08		K5		ı	1	24	47	83	
08		K6		ı	ı	0	0		
08		K7		ı	ı	45	98	156	
0085									

DS00510C-page 14


0001

										; Conditional Assembly	; to set if MSB first or LSB first										; $Xmt flag = 0 - transmission over$			; Send Stop Bit																		; delay for 1st bit is 104+104/4			; 8 Data bits		; 7 data bits	
	X_Nbit		XmtReg,Same			X_SB		STATUS, CARRY	X_MODE	XmtReg,Same		XmtReg,Same		STATUS, CARRY	Port_A,DX	STATUS, CARRY	Port_A,DX	Xcount, Same	X_Data		FlagRX,X_flag	6	Xcount	Port_A,DX	X_Stop		Port_A,DX	FlagRX,S_bit	X_Stop		Transmission		FlagRX,S_flag	User	FlagRX,S_flag	Delay	K7+1	Delay1			Delay	K1+1	DlyCht	R_Nbit	<sup>1</sup> &		7	
ELSE	ΙĿ	ELSE	rlf	ENDIF	ENDIF	goto		bcf	ΙĿ	rrf	ELSE	rlf	ENDIF	btfsc	pst	btfss	bcf	decf	goto		bcf	movlw	movwf	pst	goto	)	bsf	bcf	goto		of		btfss	goto	bcf	call	movlw	goto			call	movlw	movwf	IF	movlw	ELSE	movlw	
								X_next													X_SB_1						X_SB_2				; End		RO_X0							R1_X0								
0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175	0176	
						0028 0A50		0029 0403		002A 0329				002B 0603	002C 0505	002D 0703	002E 0405	002F 00EA	0030 0A52		0031 040D	0032 0009	0033 002A	0034 0505	0035 0A60		0036 0505	0037 04CD	0038 0A60							003C 0900	003D 0C2E	003E 0A05				0040 0028			0042 0008			

	; same as $R0\_X1$	; to check ii Ali data bits Xmted			
Rcount,W STATUS,Z_bit redo_1 K2+1 Delay1	% Xcount, W STATUS, Z_bit	X R X R I X I X	X_SB_1 cycle4 X_Data	FlagRX,A_flag SbDly FlagRX,BitXsb ABC K3+1 Delay2	FlagRX, A_flag Delay X441 Delay2 FlagRX, BitXsb Delay User_1 FlagRX, A_flag SbDly
ENDIF xorwf btfsc goto movlw goto	movlw subwf btfsc goto	movi btfss goto IF btfsc goto bsf goto	goto ENDIF goto goto	btfsc goto btfsc goto call movlw goto	bcf call movlw goto bcf call goto btfsc
0177 0178 0179 0180 0181 0181	0184 R1_X1 0185 R0_X1 0186 0187 0188	0189 0190 0191 0193 0194 0195 0196	0198 0199 0200 ; 0201 ; 0203 cycle4 0204 ;		0213 SbDly 0214 0215 0216 0217 ; 0219 0221 0221 ; 0222 X_Stop 0223
0043 018B 0044 0643 0045 0A06 0046 0C1C 0047 0A05		004C 022A 004D 0743 004E 0A29	004F 0A31 0050 0A51 0051 0A52		0059 04AD 005A 0900 005C 0018 005C 0A09 005E 0900 005F 0A67

					; Reception already in progress			; check for a Start Bit	; No Start Bit - goto User routine	; Reset Receive done flag		; Set flag for Reception in Progress	; Clear all bits of RcvReg		; 8 Data bits		, / data bits									*************************					; Case for R0_X0						*************************		= B/2, should branch Here		
FlagRX,BitXsb	Delay	K5+1	Delay2	FlagRX, R_flag	Sync_1	FlagRX,S_flag	Sync_3	Port_A,DR	Sync_2	FlagRX, R_done	FlagRX, R_flag	FlagRX,BitXsb	RcvReg	R_Nbit	∞	r			Rcount	User	Flagkx, S_tlag	K6+1	Delay1		User	******	FlagRX, R_flag	Chek_X	FlagRX,X_flag	R0_X1	RO_X0	FlagRX,X_flag	R1_X1	R1_X0			*********	Operating System	User routine after time	אם אם איום	Flagka, k_iiay
btfsc	call	movlw	goto	btfsc	goto	btfsc	goto	btfsc	goto	pct	bcf	pst	clrf	ΙΉ	movlw	1 1 1 1 1	WINOW	FNDTF	movwf	goto	DCI	movlw	goto		goto	*****	btfsc	goto	btfsc	goto	goto	btfsc	goto	goto			******	Operati	User ro	4	DLISS
0225	0227	0228	0229	0231 User_1	0232	0233	0234	0235	0236	0237	0238	0239	0240	0241	0242	0.243	0.244	0.245	0246	024/	0249 Sync_3	0250	0251	0253 Sync_1	0254 Sync_2		0258 Shell	0259	0260	0261	0262	0263 Chek_X	0264	0265	0266 ;	0267 ;		0269 ;	0270 ; The	 0000	
0062 068D		0065 0C19	0066 0A09					006B 0625	006C 0A77				0070 0068		0071 0008					UU/3 UABD			0076 0A05		0077 0A8D								007E 0A48	007F 0A3F						G1770 0000	30 U/4D

		***************************************		; Bit 0 of Port A is Output	; Set Port_A.0 as output ( DX )	& Port_A.1 is input ( DR )			; If Xcount == 9, Then send start bit	; Clear All flag bits.		it ; Set Xmt Stop bit flag(2 Stop Bits)		it ; Clear Xmt Stop bit flag		; Prescaler = 4	; Set RTCC increment on internal Clock			******************		User Routine **********	se up time exactly = User time as given	Table ( or by Equations for constants ).	At 9600, this 86 Clock Cycles. RTCC timer is used here to count	upto 86 cycles ( From 128-86 To 0 ) by examining Bit 7 of RTCC.						a)		70				; Enable Xmission								= 0 × + 0 × 0 · · · · · · · · · · · · · · · · ·	י התכתוועת שטות וש וזכר ב
R_strt	K_next	******		0EH	Port_A		Port_A,DX	6	Xcount	FlagRX	SB2	FlagRX,S_bit		FlagRX,S_bit		1FH		Op_Sys		**********		***********	The User routine should use up		is 86 Clock Cyc	les ( From 128-		.128+.686		K_user	RICC	FlagRX, R_done	Errchk	FlagRX,X_flag	ďo	41H	XmtReg	FlagRX, X_flag	ďO			"Z"	RcvReg, W	STATUS, Z_bit	Set.Xmt		dr or
goto	goro	*****		movlw	tris		psf	movlw	movwf	clrf	ΗĦ	psf	ELSE	bcf	ENDIF	movlw	OPTION	goto		******		****	User ro	in the Constants	9600, th:	3 86 cyc.		edn	,	movlw	movwf	btfsc	goto	btfsc	goto	movlw	movwf	psf	goto			movlw	xorwf	btfsc	goto	0 0	ر د د
				main																			٠.					K_user		User				SetXmt							Errchk					7570 0220	U T T C T
0273	4, 20	0275	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303	0304	0302	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319	0000	0 0 0
	UU8Z UAIB			0083 OCOE	0084 0005		0085 0505	6020 9800	0087 002A	0088 006D				0089 04CD		008A OCIF	008B 0002	008C 0A80										0030								0093 0C41	0094 0029	0095 050D	0096 0A9C			0097 0C5A	0098 0188	0099 0643			0000 avan



NOTES:



# **AN541**

## Using a PIC16C5X as a Smart I<sup>2</sup>C<sup>TM</sup> Peripheral

### Author: Don Lekei - NII Norsat International Inc.

### INTRODUCTION

The PIC16C5X microcontrollers from Microchip are ideally suited for use as smart peripheral devices under the control of the main processors in systems due to their low cost and high speed. They are capable of performing tasks which would simply overload a conventional microprocessor, or require considerable logic circuitry, at a cost competitive with lower mid-range PLDs. To minimize the engineering overhead of adding multiple controllers to a product, it is convenient for the auxiliary controllers to emulate standard I/O peripherals.

A common interface found in existing products is the I<sup>2</sup>C bus. This efficient, two-wire, bi-directional interface allows the designer to connect multiple devices together, with the microprocessor able to send data to and receive data from any device on the bus. This interface is found on a variety of components, such as PLLs, DACs, video controllers, and EEPROMs. If a product already contains one or more I<sup>2</sup>C devices, it is simple to add a PIC16C5X emulating a compatible component.

This application note describes the implementation of a standard slave device with multiple, bi-directional registers. A subset of the full I<sup>2</sup>C specification is supported, which can be controlled by the same software which would talk to a Microchip 24LCXX series EEPROM.

### THE I2C BUS


The I<sup>2</sup>C bus is a master-slave two-wire interface, consisting of a clock line (SCL) and a data line (SDA). Bidirectional communication (and in a full, multi-master system, collision detection and clock synchronization) is facilitated through the use of a wire-and (ie. active-low, passive high) connection.

The standard-mode I<sup>2</sup>C bus supports SCL clock frequency up to 100 KHz. The newly released fast-mode I<sup>2</sup>C bus supports clock rate up to 400 KHz. This application note will support 100 KHz (standard-mode) clock rate

Each device has a unique seven bit address, which the master uses to access each individual slave device.

During normal communication, SDA is only permitted to change while SCL is low, thus providing two violation conditions (see Figure 1) which are used to signal a start condition (SDA drops while SCL is high) and a stop condition (SDA rises while SCL is high), which frame a message.

#### FIGURE 1 - I2C TIMING



Each byte of a transfer is 9-bits long (see timing chart in the program listing). The talker sends 8 data bits followed by a "1" bit. The listener acknowledges the receipt of the byte and permission to send the next byte by inserting a "0" bit over the trailing "1". The listener may indicate "not ready for data" by leaving the acknowledge bit as a "1".

The clock is generated by the master only. The slave device must respond to the master within the timing specifications of the  $l^2C$  definition otherwise the master would be required to operate in slow mode, which most software implementations of  $l^2C$  masters do not actually support. The specified (standard-mode) tcL is 4.7  $\mu\text{s},$  and tcH is only 4  $\mu\text{s},$  so it would be extremely difficult to achieve the timing of a hardware slave device with a conventional microcontroller.

### **MESSAGE FORMAT**

A message is always initiated by the master, and begins with a start condition, followed by a slave address (7 MSBs) and direction bit (LSB = 1 for READ, 0 for WRITE). The addressed slave must acknowledge this byte if it is ready to communicate any data. If the slave fails to respond, the master should send a stop and retry.

If the direction bit is "0" the next byte is considered the sub-address (this is an extension to I<sup>2</sup>C used by most multi-register devices). The sub-address selects which "register" or function subsequent read or write operations will affect. Any additional bytes will be received and stored in consecutive locations until a stop is sent. If the slave is unable to process more data, it could terminate transfer by not acknowledging the last byte.


If the direction bit is "1", the slave will transfer successive bytes to the master (while the master holds the line at '1'), while the master acknowledges each byte with a "0" in the ninth bit. The master can terminate the transfer by not acknowledging the last byte, while the slave can stop the transfer by generating a stop condition.

The start address of a read operation is set by sending a write request with a sub-address only (no data bytes). For a detailed set of timing diagrams and different communication modes, consult any of the Microchip 24LCXX EEPROM specifications. This program communicates using the same formats.

### **IMPLEMENTATION**

The chip will respond to slave address "DEVICE\_ADDRESS", which by default is  $\mathrm{D6}_{18}$  (D7 $_{16}$  for read). This address was chosen because it is the fourth optional address of a Philips PCF8573 clock/calender or a TDA8443 tipple video switch (unlikely that a product would contain four of those).


FIGURE 2 - SCHEMATIC OF I<sup>2</sup>C CONNECTIONS



The connections to the device are shown in Figure 2. The use of RA0 for data in is required. Data is shifted directly out of the port. The code could be modified to make it port independent, but the loss of efficiency may hinder some real-time applications.

This application emulates an I<sup>2</sup>C device with 8 registers, accessed as sub-addresses 1 through 8 (modulo 7), plus a data channel (0). The example code returns an ID string when the data channel is accessed. When bytes are written to sub-addresses other than 0, they are stored in I2CR0-I2CR7 (I2CR0 gets data written to sub-address 8).

FIGURE 3 - I2C DEVICE FLOWCHART



When the initial sub-address is 0, the flag B:ID is set. This is used to indicate access to a special channel. In this case, the data channel is used to return an ID message, or output data to port B, however the natural extension would be to use this as a data I/O channel.

To make the basic device routines easily adaptable to a variety of uses, macros are used to implement the application specific code. This allows the developer the option of using subroutine calls, or in-line code to avoid the 4 clock cycle overhead and use of the precious stack.

<u>Macro</u>	<u>User code function</u>
USER_MAIN	Code to execute in the main loop while not in a message. If this code takes too long, tSH of $4\mu s$ will be violated (see Fig. 1). The slave will simply miss the address, not acknowledge, and the master will retry.
USER_Q	This would be quick user code to implement real-time processes. In most applications, this macro would be empty. If used, this routine should be kept under $4\mu s$ if possible.
USER_MSG	This would be user code to process a message. It is inserted after a message is successfully received.
USER_RECV	This would be user code to process a received byte. It allows the user to add extra code to implement special purpose sub-addresses such as FIFOs.
USER_XMIT	This would be user code to prepare an output byte. In the default routine, it traps sub-address 0 and calls the ID string function.

#### References:

*PC Bus Specification*, Phillips Components, December

The I<sup>2</sup>C bus and how to use it (including specification), Signetics/Philips Semiconductors, January 1992.

Fenger, Carl, "The Inter-Integrated Circuit (I2C) Serial Bus: Theory and Practical Consideration", *Application Note 168*, Philips Components, December 1988.

"24C16 16K CMOS Serial Electrically Erasable PROM", *Microchip Data Book (1992).* 

### **About the Author:**

Don Lekei has been designing microprocessor based products over 14 years. He has developed many software and hardware products for a wide variety of applications. Mr. Lekei is Manager of Advanced Technologies at NII Norsat International Inc. at their Canadian headquarters in Surrey, British Columbia. Norsat designs and manufactures products to receive broadcast communications from satellites, terrestrial broadcasting systems and optical fibre. Norsat develops technologies and products for satellite entertainment television, broadcast music and data networks.

### APPENDIX A:

```
MPASM B0.54 PAGE 1
```

```
LIST
                               P=16C54, C=80, N=0, R=DEC
0676
                 CPU
                        EQU
                               1654
0000
                 SIM
                                            ; Change timing constants for simulator
                               (CPU==1654) || (CPU==1655)
01FF
                 _RESVEC EQU
                               01FFH
                                            ;16c54 start address
                        ENDIF
                               CPU==1656
                 _RESVEC EQU
                                            ;16C56 start address
                               03FFH
                        ENDIF
                               CPU==1657
                  _RESVEC EQU
                                            ;16C57 start address
                               07FFH
                        ENDIF
                 ;*** Reset Vector ************************
                               _RESVEC
                        ORG
                 RESVEC
01FF 0A0B
                        GOTO
                               INIT
                  ;****************
                 ;* Macros to set/clear/branch/skip on bits
                 ;* These macros define and use synthetic "bit labels"
                  ;* Bit labels contain the address and bit of a location
                 Description
                               label,bit,file ;Define a bit label
                        BIT
                                            ;set bit using bit label
                                            ;clear bit using bit label
                                            ;SKIP on bit set
                  ;*
                        SKBC
                               label
                                            ;SKIP on bit clear
                        BBS
                               label,address
                                            ;BRANCH on bit set
                        BBC
                               label,address ;BRANCH on bit clear
                        CBS
                               label,address
                                            ;CALL on bit set
                               label,address ; CALL on bit clear
                  BIT
                        MACRO
                               label, bit, file ; Define a bit label
                 label
                        EQU
                               file<<8|bit
                        ENDM
                 SEB
                        MACRO
                               label
                                            ;Set bit
                               label>>8,label&7;(macro)
                        BSF
                        ENDM
```

		CLB	MACRO BCF ENDM	label label>>8,label&7	<pre>;Clear bit ;(macro) ;</pre>
		SKBS	MACRO BTFSS ENDM	label label>>8,label&7	<pre>;Skip on bit set ;(macro)</pre>
		SKBC	MACRO BTFSC ENDM	label label>>8,label&7	;Skip on bit clear ;(macro)
		BBS	MACRO BTFSC GOTO ENDM	label,address label>>8,label&7 address	<pre>;Branch on bit set ;(macro) ;(macro) ;</pre>
		BBC	MACRO BTFSS GOTO ENDM	label,address label>>8,label&7 address	<pre>;Branch on bit clear ;(macro) ;(macro)</pre>
		CBS	MACRO CALL ENDM	label,address label>>8,label&7	;Call on bit set ;(macro);
		CBC	MACRO CALL ENDM	label,address label>>8,label&7	;Call on bit clear ;(macro)
		;For Ass	sembler p	portability	
0000		W	EQU	0	;For file,W
0000		W	EQU	0	;For file,W
0001		F	EQU	1	;For file,F
0001		f	EQU	1	;For file,F
		; * * * * * *	******	********	*****
			STER DECL	ARATIONS	*****
		,			
			ORG	0	;ORG for register declaration
0000	0001	ind	RES	1	;0=pseudo-reg 0 for indirect
0001 0002 0003		RTCC PC STATUS	RES RES RES	1 1 1	<pre>;1=real time counter ;2=PC ;3=status reg</pre>
		;* Statı	ıs reg bi	ts	
0300		B_C	BIT EQU	B_C,0,STATUS STATUS<<8 0	;Carry
0301		B_DC	BIT EQU	B_DC,1,STATUS STATUS<<8 1	Half carry
0302		B_Z	BIT EQU	B_Z,2,STATUS STATUS<<8 2	;Zero

0303	B_PD EQU	B_PD,3,STATUS STATUS<<8   3	;Power down
0304	B_TO EQU	B_TO,4,STATUS STATUS<<8 4	;Timeout
0305	B_PAO EQU	B_PAO,5,STATUS STATUS<<8 5	;Page select (56/57 only)
0306	B_PA1 EQU	B_PA1,6,STATUS STATUS<<8 6	;Page select (56/57 only)
0307	BIT B_PA2 EQU	B_PA2,7,STATUS STATUS<<8 7	;GP flag
0004 0001 0005 0001 0006 0001	FSR RES PORTA RES PORTB RES	1 1 1	<pre>;4=file select reg 0-4=indirect address ;5=port A I/O register (4 bits) ;6=port B I/O register</pre>
	IF PORTC RES ENDIF	(CPU==1655)  (C	PU==1657) ;7=I/O port C on 16C54/56 only
			registers used by this code
0007 0001	I2CFLG RES	1	;I2C flag reg ;-i2c flags
0700	B_RD EQU	B_RD,0,I2CFLG I2CFLG<<8   0	;Flag: 1=read
0701	B_UA EQU	B_UA,1,I2CFLG I2CFLG<<8 1	;Flag: 0=reading unit address
0702	B_SA EQU	B_SA,2,12CFLG I2CFLG<<8   2	;Flag: 1=reading subabbress
0703	B_ID EQU	B_ID,3,I2CFLG I2CFLG<<8 3	;Flag: 1=reading id
	;		
0008 0001 0009 0001 000A 0001	I2CREG RES I2CSUBA RES I2CBITS RES	1 1 1	;I2C I/O register ;Subaddress ;I2C xmit bit counter
	;* 8 Pseudo ro ;* (address 0 ;* these are	egisters accessed accesses the ID s read-write registe	5.
000B 000B 0001	I2CR0 EQU RES	\$ 1	;Sub-address 8 ;8 pseudo registers
000C	I2CR1 EQU	\$	;Sub-address 1

```
000C 0001
                          RES
                                 1
000D
                   I2CR2
                          EQU
                                 Ś
                                                ;Sub-address 2
000D
     0001
000E
                   I2CR3
                          EOU
                                 $
                                                ;Sub-address 3
000E 0001
                          RES
3000 F
                   I2CR4
                          EOU
                                 Ś
                                                ;Sub-address 4
000F 0001
                          RES
                                 1
0010
                   I2CR5
                          EOU
                                 Ś
                                                ;Sub-address 5
0010 0001
                          RES
0011
                   I2CR6
                          EOH
                                                ;Sub-address 6
0011 0001
                          RES
0012
                   I2CR7
                          EOU
                                 $
                                                ;Sub-address 7
0012 0001
                          RES
                   ;Constants used by program
00D6
                   DEVICE ADDRESS EOU
                                        0D6H
                                               ;I2C device address
                   ;** PORTA DEFINITIONS
                   ;** I2C interface uses PORTA
                   *** note SDA goes to A0 for code efficiency
                   ;****************
                                 B'11110111'
00F7
                   TAREAD EQU
                                                ;TRISA register for SDA rea
                                 B'11110110'
00F6
                   TAWRITE EQU
                                                ;TRISA register for SDA wri
                   TAINIT EQU
                                  TAREAD
                                                ;Initial TRISA value
                                  B_SDA,0,PORTA ; I2C SDA (data) This must be bit 0!
0500
                   B_SDA
                                  PORTA<<8 | 0
                           BIT
                                  B_SCL,1,PORTA ; I2C SCL (clock)
0501
                   B_SCL
                                  PORTA<<8 | 1
                                                inot used
                                 B_???,2,PORTA
                                 B_???,3,PORTA
                                                inot used
                   ;** Port B definition (Parallel out)
0000
                                 B'00000000'
                   TBINIT EQU
                                               ;Port B tris (all output)
00FF
                   PBINIT EQU
                               B'11111111'
                                               ;Port B init
                   ;* Macros to contain user POLL loop code.
                   ;\star especially in real-time applications. The functions could be coded as
                   ;* in-line code or as subroutines depending on ROM/time tradeoffs.
                   ;* USER_MAIN: Decision or code to perform at idle time
```

;\* USER\_Q:

```
'Quick' code for use during transfer - max
                                  I"C Spec. More than 4 Ês may result in I"C
                   ; *
                                  full spec speed.
                   ;* USER_MSG:
                                Code to execute at receipt of I"C command.
                   USER_MAIN
                                  MACRO
                   ;*** This would be user code for idle loop
                                  ENDM
                   USER_Q
                                  MACRO
                   ;*** This would be quick user code
                                  ENDM
                   USER MSG
                                  MACRO
                   ;*** This would be user code to process a message
                                  ENDM
                   USER RECV
                                  MACRO
                   ;*** This would be user code to process a received byte
                   ;*** example code sends sub-address 0 to port b
                                 BBC
                                        B_ID,_NXI_notid
                                                                    ;Channel 0! Bit set if
                                 MOVFW
                                        T2CREG
                                                                    ;get received byte
                                 MOVWF
                                        PORTB
                                                                    ; and write it on portb
                                 GOTO
                                        IN_CONT
                   _NXI_notid
                                 ENDM
                   USER_XMIT
                                  MACRO
                   ;*** This would be user code to prepare an output byte
                    ;*** example code sends id string to output
                                  BBC B_ID,_NXO_notid
                                                                    ;Channel 0! Bit set if
                                        GETID
                                                                     ;get next byte from ID
                                  GOTO
                                         OUT_CONT
                                                                     and send it
                   _NXO_notid
                                  ENDM
                    ;****************
                    ; START OF CODE
                         ORG 0
                    ;* Device ID Table (must be at start)
                    ;* TABLE FOR UNIT ID returns next char in \ensuremath{\mathtt{W}}
                   GETID
0000 0209
                           MOVFW
                                 I2CSUBA
                                                                     ;W=I2CSUBA
0001 0E07
                           ANDLW
                                  07H
                                                                     ;Limit to 8 locations
0002 01E2
                           ADDWF
                    ;*****************
                    ;* Device ID text: read starting at sub-address 0
0003 0850
                           RETLW
                                  'P'
0004 0849
                           RETLW
                                  `T'
                                  `C'
0005 0843
                           RETLW
                                   ۱T/
0006 0849
                           RETLW
0007 0832
                           RETLW
                                  121
0008 0843
                                  10
                           RETLW
0009 0800
                                  0
                           RETLW
```

```
000A 0800
                       RETLW
                             0
                 ;****************
                 ;* I2C Device routines
                 ;* Enable must be HIGH, else state goes to \mathbf{0}
                 ;* write is to me, read is from me.
                 ; *
                            <======= first byte / subsequant write
                 ;* SDA -| X-X-X-X-X-X-X-X-
                         |-x-x-x-x-x-x-x-x-x-
                 ;* (bit) s
                 ;* STATE: 0 1 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2
                 ;*
                            <======== subsequant reads ========
                 ;* SDA
                         X---X---X---X---X---X
                        -X—X—X—X—X—X—X
                 ;* (bit)ack 7 6 5 4 3 2 1
;* SCL -| |-| |-| |-| |-| |-| |-| |-|
;* |-| |-| |-| |-| |-| |-| |-| |-|
                 ;* STATE: 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8
                            <====== Final READ =========
                 ;* SDA
                         x-x-x-x-x-x-x-x
                        ;* (bit)ack 7 6 5 4 3 2 1;* SCL -| |-| |-| |-| |-| |-| |-| |-| |;*
                 ;* STATE: 7 8 7 8 7
                 ;* STATE B is an ignore bit state for non-addressed bits
                 ;* STATE C indicates last sample had ENA low
                 ;I2C interface uses PORTA
                 ;note SDA must be on PORTA,0 for code efficiency
                 ;** INIT
                 ;** Hardware reset entry point
                 ;** RESET
                 ;** software reset entry point
                 RESET
                                                ;Soft reset
000B 0CF7
                       OVLW TAINIT
                                                 ;Init ports
000C 0005
                       TRIS
                             PORTA
000D 0C00
                       MOVLW TBINIT
000E 0006
                       TRIS
                             PORTB
                       MOVLW PBINIT MOVWF PORTB
000F OCFF
0010 0026
                 ; Main wait loop while idle. POLL loop should be called here
```

```
12CWAIT
0011 0004
                              CLEMDT
                                                             ;Clear watchdog timer
                              CLB
                                      B_UA
                                                             ;Init state flags
0012 0427
                              BCF
                                      B_UA>>8,B_UA&7
                              CLB
                                      B_SA
                                                             ;Init state flags
0013 0447
                              BCF
                                      B_SA>>8,B_SA&7
                              CLB
                                      B_RD
                                                             ;Init state flags
0014 0407
                              BCF
                                      B_RD>>8,B_RD&7
                     loop1
0015 0004
                             CLRWDT
                                                             ;Clear watchdog timer
                     USER MAIN
                                                             ;Call user code while in idle state
                     ;*** This would be user code for idle loop
                              SKBC
                                      B SDA
                                                             ;Wait for SDA&SCL=H
                                      B_SDA>>8,B SDA&7
0016 0605
                              BTFSC
                     loop2
                              SKRS
                                      B SCL
0017 0725
                              BTFSS
                                      B SCL>>8,B SCL&7
0018 0A15
                                                             ; No longer valid to wait f
                              GOTO
                                      loop1
                                                             ;Clear watchdog timer
0019 0004
                              CLRWDT
                              USER MAIN
                                                             ;Call user code while in idle state
                     ;*** This would be user code for idle loop
                     ;** wait for start **
                              SKBC
                                      B_SCL
                                                             ;Clock has dropped
001A 0625
                                      B_SCL>>8,B_SCL&7
                              BTFSC
                              SKBC
                                      B SDA
                                                             ;Data dropped... Start!
001B 0605
                              BTFSC
                                      B SDA>>8,B SDA&7
001C 0A17
                              GOTO
                                      100p2
                     ;** START RECEIVED! - wait for first bit!
                     loop3
                              BBS
                                      B_SDA, I2CWAIT
                                                             ;Data raised before clock dropped -
                                      B_SDA>>8,B_SDA&7
001D 0605
                              BTFSC
001E 0A11
                                      I2CWAIT
                              GOTO
                              BBS
                                      B_SCL,loop3
                                                             ;Wait for clock low
001F 0625
                              BTFSC
                                     B_SCL>>8,B_SCL&7
0020 0A1D
                              GOTO
                                      loop3
                     NEXTBYTE
0021 0004
                                                             ;Clear watchdog timer
0022 0C01
                              MOVLW
                                                             ;Init receive byte so bit f
0023 0028
                              MOVWF
                                      I2CREG
                     ;** Shift bits! - external poll may be executed during low
                     ;* ENABLE line is checked for loss of enable ONLY during HI
                     ;*** CLOCK IS LOW - DATA MAY CHANGE HERE
                     ;*** We have at least 4 Ês before any change can occur
                     loop4
                              USER_Q
                     ;*** This would be quick user code
                     loop4A
                             BBC
                                      B_SCL,loop4A
                                                             ;Wait for clock high
0024 0725
                             BTFSS
                                      B_SCL>>8,B_SCL&7
0025 0A24
                             GOTO
                                      loop4A
                     ;*** CLOCK IS HIGH - SHIFT BIT - then watch for change
0026 0305
                             RRF
                                     PORTA,W
                                                             ;Move RAO into C
0027 0368
                             RLF
                                     I2CREG.F
                                                             ;Shift in bit
0028 0603
                             SKPNC
                                                             ;Skip if not done
0029 0A36
                             GOTO
                                     ACK I2C
                                                             ;Acknowledge byte
002A 0608
                             BTFSC
                                     I2CREG,0
                                                             ;Skip if data bit was 0
002B 0A31
                             GOTO
                                     ii_1
                                                             ;This bit was set
                     ii 0
                             BBC
                                      B_SCL,loop4
                                                             ;Wait for clock low
002C 0725
                             BTFSS
                                      B_SCL>>8,B_SCL&7
002D 0A24
                             GOTO
                                      loop4
                             SKBS
                                      B_SDA
                                                             ;Data low-high == stop
002E 0705
                             BTFSS
                                      B_SDA>>8,B_SDA&7
002F 0A2C
                             GOTO
                                      ii_0
                             T2CSTOP
                             USER MSG
                                                             ;process completed message!
                     ;*** This would be user code to process a message
0030 0A11
                             GOTO
                                      I2CWAIT
                                                             ;back to main loop
```

```
B_SDA, I2CWAIT
                                                               ;Data high-low == start
0031 0705
                              BTFSS
                                        B_SDA>>8,B_SDA&7
0032 0A11
                              GOTO
                                        I2CWAIT
                              BBC
                                        B_SCL,loop4
                                                               ;Wait for clock low
0033 0725
                              BTFSS
                                       B_SCL>>8,B_SCL&7
0034 0A24
                              GOTO
                                        loop4
0035 0A31
                              GOTO
                                        ii_1
                      ACK_I2C
                              BBC
                                        B_UA, ACK_UA
                                                               ;Not addressed - check unit address
0036 0727
                              BTFSS
                                       B_UA>>8,B_UA&7
0037 0A8B
                              GOTO
                                        ACK UA
                              BBS
                                        B_SA,ACK_SA
                                                               ;Reading secondary address
0038 0647
                              BTFSC
                                        B_SA>>8,B_SA&7
0039 0A97
                              GOTO
                                       ACK_SA
                      ;** Do what must be done with new data bytes here (before {\tt A}
                      ;** Don't ack if byte can't be processed!
                      USER RECV
                      ;*** This would be user code to process a received byte
;*** example code sends sub-address 0 to port b
                                       B_ID>>8,B_ID&7
003A 0767
                              BTFSS
003B 0A3F
                                        NXI notid
                              GOTO
003C 0208
                              MOVFW
                                        T2CREG
                                                               ;get received byte
003D 0026
                              MOVWF
                                        PORTB
                                                               ; and write it on portb
003E 0A47
                              GOTO
                                        IN_CONT
                      NXI notid
003F 0C07
                              MOVLW
                                        07H
                                                               ;Register count
0040 0169
                              ANDWF
                                        I2CSUBA,f
                                                               ;Limit register count
0041 0C0B
                              MOVLW
                                        I2CR0
                                                                ;Pseudo-registers
0042 01C9
                              ADDWF
                                        I2CSUBA,W
                                                                ;Offset from buffer start
0043 02A9
                              INCF
                                        I2CSUBA
                                                               ;Next sub-address
0044 0024
                                                               ;Indirect address
                              MOVWF
                                        FSR
0045 0208
                                        I2CREG
                              MOVFW
0046 0020
                                                               ;Put data into register
                              MOVWF
                                        ind
                      IN_CONT
                                                               ; continue point for interce
                      ACKloop
                              BBS
                                        B_SCL,ACKloop
                                                                ;Wait for clock low
                              BTFSC
0047 0625
                                        B_SCL>>8,B_SCL&7
                                        ACKloop
0048 0A47
                                        B_SDA
                                                               ;Set ACK
                                        B_SDA>>8,B_SDA&7
0049 0405
                              BCF
                              MOVLW
                                        TAWRITE
004B 0005
                              TRIS
                                        PORTA
                              CLB
                                        B_SDA
                                                               ;Set ACK (just in case docs are wrong)
004C 0405
                              BCF
                                        B_SDA>>8,B_SDA&7
                      ACKloop2
                              USER_Q
                      ;*** This would be quick user code
                              BBC
                                       B_SCL, ACKloop2
                                                               ;Wait for clock high
004D 0725
                              BTFSS
                                        B_SCL>>8,B_SCL&7
004E 0A4D
                              GOTO
                                        ACKloop2
                      ACKloop3
                              USER_Q
                      ;*** This would be quick user code
                              BBS
                                       B_SCL,ACKloop3
                                                               ;Wait for clock low
004F 0625
                              BTFSC
                                       B_SCL>>8,B_SCL&7
0050 0A4F
                              GOTO
                                        ACKloop3
0051 0CF7
                              MOVLW
                                       TAREAD
                                                               ; End ACK
0052 0005
                              TRIS
                                        PORTA
                              BBC
                                        B_RD,NEXTBYTE
                                                               ;Skip if read (we were acking address on
0053 0707
                              BTFSS
                                       B_RD>>8,B_RD&7
0054 0A21
                              GOTO
                                       NEXTBYTE
                      ; I2C Readback (I2C read request)
                      ; Application specific code to get bytes to send may be add
```

```
; This routine gets data from location pointed to by I2CSUB
                      ; sends it to I2C. Subsequent reads get sequential addresse
                      ; AND's the register # with 7 to limit to 8 registers (for
                     ; could be modified to do a comparison to an ablolute numbe
                     NEXTOUT
                     ;*** <<< PUT NEXT BYTE INTO I2CREG HERE NOW! >>> ***
                     USER_XMIT
                     ;*** This would be user code to prepare an output byte
                      ;*** example code sends id string to output
0055 0767
                             BTFSS B_ID>>8,B_ID&7
0056 0A59
                              GOTO
                                     _NXO_notid
0057 0900
                             CALL
                                     GETID
                                                              ;get next byte from ID chan
0058 0A60
                                      OUT_CONT
                             GOTO
                                                             ; and send it
                      _NXO_notid
0059 0007
                                      07H
                             MOVT.W
                                                              ;Register count
                                     I2CSUBA,f
005A 0169
                              ANDWF
                                                              ;Limit register count
005B 0C0B
                             MOVIW
                                      T2CR0
                                                              ;Pseudo-registers
                                     I2CSUBA.W
005C 01C9
                              ADDWF
                                                              ;Offset from buffer start
005D 02A9
                              INCF
                                      I2CSUBA
                                                              ;Next sub-address
005E 0024
                              MOVWF
                                                              ;Indirect address
                                     FSR
005F 0200
                             MOVFW
                                                             ;Get data from register
                                     ind
                     OUT_CONT
0060 0028
                             MOVWF
                                     I2CREG
                      :- add code here to init I2CREG! when B_ID is clear!
0061 0C08
                             MOVLW 8
                                                             ;Bit counter
0062 002A
                             MOVWF
                                     T2CBTTS
                     ;** OUT bits! - external poll may be executed during low c
                                      may also be executed during high cycle if
                      ;* ENABLE line is checked for loss of enable ONLY during HI
                     ;*** CLOCK IS LOW - CHANGE DATA HERE FIRST!
                      ;*** loop 1: data was 1
                     iiOUT_loop_1
0063 0368
                             RLF
                                      I2CREG, F
                                                             ;Shift data out, MSB first
0064 0603
                              SKPNC
                                                             ;1->0: change
0065 0A79
                                      iiOUT_1
                                                              ;Output another 1!
                              GOTO
                                      B_SDA
                                                              ;Output 0
0066 0405
                                      B_SDA>>8,B_SDA&7
                               BCF
0067 OCF6
                              MOVLW
                                      TAWRITE
0068 0005
                                      PORTA
                                      B SDA
                                                              ;Set data (just in case docs are
0069 0405
                                      B_SDA>>8,B_SDA&7
                     iiOUT_0
006A 0004
                               CLRWDT
                                                              ;Clear watchdog timer
                     USER_Q
                      ;*** This would be quick user code
                      iiOUT_loop_02
                              BBC
                                      B_SCL, iiOUT_loop_02
                                                              ;Wait for clock high
006B 0725
                               BTFSS
                                     B_SCL>>8,B_SCL&7
006C 0A6B
                                     iiOUT_loop_02
                     USER_Q
                      ;*** This would be quick user code
                     iiOUT_loop_03
                              BBS
                                      B_SCL, iiOUT_loop_03
                                                              ;Wait for clock low
006D 0625
                               BTFSC
                                     B_SCL>>8,B_SCL&7
006E 0A6D
                               GOTO
                                      iiOUT_loop_03
006F 02EA
                              DECFSZ
                                      I2CBITS
                                                              ;Count bits
0070 0A74
                              GOTO
                                       iiOUT_loop_0
                                                              ;Loop for last bit {\tt 0}
0071 0CF7
                              MOVLW
                                       TAREAD
                                                              ;Done with last bit 0... Se
0072 0005
                              TRIS
                                       PORTA
0073 0A80
                              GOTO
                                       iiOUT_ack
                                                              ;Get ACK
                     iiOUT_loop_0
                                                              ;Shift data out, MSB first
0074 0368
                              RLF
                                       I2CREG.F
0075 0703
                              SKPC
                                                              ;0->1: change
0076 0A6A
                              GOTO
                                       iiOUT 0
                                                              ;Output another 0!
0077 OCE7
                                       TAREAD
                               M-TVOM
                                                              ;Set to 1
0078 0005
                              TRIS
                                       PORTA
```

## Using a PIC16C5X as a Smart I<sup>2</sup>C Peripheral

	iiOUT_1		
0079 0004	CLRWDT		;Clear watchdog timer
	USER_Q		5
		be quick user code	
	iiOUT_loop_12	n ggr llorm 1 10	
007A 0725	BBC		;Wait for clock high
007A 0725 007B 0A7A	GOTO	BTFSS B_SCL>>8,B_SCL&' iiOUT_loop_12	I
0072 011711	USER_Q	11001_100P_11	
		be quick user code	
	iiOUT_loop_13		
	BBS		;Wait for clock low
007C 0625	BTFSC GOTO	B_SCL>>8,B_SCL&7	
007D 0A7C 007E 02EA		iiOUT_loop_13 I2CBITS	;Count bits
007E 02EA	GOTO	iiOUT_loop_1	Loop for last bit 1
	iiOUT_ack		Get acknowledge
0080 02A9	INCF	I2CSUBA	;Next sub-address
	iiOUT_loop_a2		
0001 0005			;Wait for clock high
0081 0725 0082 0A81		B_SCL>>8,B_SCL&7 iiOUT_loop_a2	
0002 0A01	BBS	B_SDA,I2CWAIT	;No ACK - wait for restart!
0083 0605		B_SDA>>8,B_SDA&7	THO HER WATE TOT TESEATE.
0084 0A11	GOTO	I2CWAIT	
	;- prepare next	character here!	
	iiOUT_loop_a3		
0005 0505		B_SCL,NEXTOUT	;Wait for clock low - output next!
0085 0725 0086 0A55		B_SCL>>8,B_SCL&7 NEXTOUT	
0080 0A33	BBS	B_SDA,iiOUT_loop_a3	;Watch out for new start condition!
0087 0605		B_SDA>>8,B_SDA&7	, watch out for new Beart condition.
0088 0A85		iiOUT_loop_a3	
0089 0A11	GOTO	I2CWAIT	;Stop received!
008A 0A11	GOTO	I2CWAIT	
008A 0A11	; * * * * * * * * * * * * * *	*******	
008A 0A11	; * * * * * * * * * * * * * *		
008A 0A11	;****************;* Unit address;*	*******	alid address
008A 0All	;***************;  ;* Unit address ;* ;********************************	************************ received - check for va	alid address
	;******** ;* Unit address ;* ;********* ACK_UA SEB	************************* received - check for va  ***********************************	alid address
008B 0527	;******** ;* Unit address ;* ;********** ACK_UA SEB BSF	**************************************	alid address  ********  Flag unit address received
	;******** ;* Unit address ;* ;******** ACK_UA SEB BSF BTFSC	**************************************	alid address  ********  ;Flag unit address received  ;Skip if data coming in
008B 0527	;******** ;* Unit address ;* ;********** ACK_UA SEB BSF	**************************************	alid address  ********  Flag unit address received
008B 0527 008C 0608	;******** ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB	**************************************	alid address  ********  ;Flag unit address received  ;Skip if data coming in
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE	;******** ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW	**************************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6	;********* ;* Unit address; ;* ACK_UA SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW	**************************************	alid address  *********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743	;********* ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ	received - check for va  B_UA B_UA>8,B_UA&7 12CREG,0 B_RD B_RD>>8,B_RD&7 12CREG,W 00FEH DEVICE_ADDRESS 12CWAIT	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message)
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11	;********* ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS	**************************************	alid address  *********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address
008B 0527 008C 0608 008D 0507 008E 0208 008F 0BFE 0090 0FD6 0091 0743 0092 0A11 0093 0607	;********** ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC	**************************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message)
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11	;********* ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS	**************************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message)
008B 0527 008C 0608 008D 0507 008E 0208 008F 0BFE 0090 0FD6 0091 0743 0092 0A11 0093 0607	;*********** ;* Unit address; ;* ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO	received - check for va  ********  B_UA  B_UA>8,B_UA&7  12CREG,0  B_RD  B_RD>8,B_RD&7  12CREG,W  0FEH  DEVICE_ADDRESS  12CWAIT  B_RD,ACKloop  B_RD>8,B_RD&7  ACKloop	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;********* ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO	*******************  received - check for va  ***********************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address ;Yes! ACK address and continue
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;************** ;* Unit address; ;* ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;***********************************	received - check for va  ***********************************	alid address  ********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;************* ;* Unit address; ;* ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;*************; ;* Secondary add	**************************************	alid address  *********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;*********** ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;*********** ;* Secondary add ;* SA = 0 is coi	received - check for va  ***********************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address ;Next is secondary address ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;*********** ;* Unit address ;* ;*********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;*********** ;* Secondary add ;* SA = 0 is coi	**************************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address ;Next is secondary address ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;********** ;* Unit address; ;* ;**********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;***********************************	**************************************	alid address  *******  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address ;Next is secondary address ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47	;************* ;* Unit address; ;* ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;************** ACK_SA	**************************************	alid address  *********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47 0095 0547 0096 0A47	;********* ;* Unit address; ;* ;********  ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;************ ;* Secondary add;* SA = 0 is co; ;************  ACK_SA CLB BCF CLB	**************************************	alid address  *********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ***********************************
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47 0095 0547 0096 0A47	;************ ;* Unit address; ;* ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;************ ;* Secondary add; ;* SA = 0 is con; ;************  ACK_SA CLB BCF CLB BCF	**************************************	alid address  *********  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  *********************************  titate ID read  *******************************  ;Flag second address received
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47 0095 0547 0096 0A47	;************* ;* Unit address; ;*  ACK_UA  SEB  BSF  BTFSC  SEB  BSF  MOVF  ANDLW  XORLW  BNZ  BBS  BTFSC  GOTO  SEB  BSF  GOTO  ;***********  ACK_SA  CLB  BCF  CLB  BCF  MOVFW	**************************************	alid address  ******************  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ***************************  t! itate ID read  *******************  ;Flag second address received  ;Get subaddress
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47 0095 0547 0096 0A47	;*********** ;* Unit address; ;* ACK_UA  SEB BSF BTFSC SEB BSF MOVF ANDLW XORLW BNZ BBS BTFSC GOTO SEB BSF GOTO ;*********** ;* Secondary add; ;* SA = 0 is col; ;********** ACK_SA CLB BCF CLB BCF MOVFW SKPNZ	received - check for va  *************  B_UA B_UA>8,B_UA&7 I2CREG,0 B_RD B_RD>8,B_RD&7 I2CREG,W 0FEH DEVICE_ADDRESS I2CWAIT B_RD,ACKloop B_RD>8,B_RD&7 ACKloop B_SA B_SA>8,B_SA&7 ACKloop B-SA B_SA>8,B_SA&7 B_ID B_ID>8,B_SA&7 B_ID B_ID>8,B_ID&7 I2CREG	alid address  *****************  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ************************  t! itate ID read  *******************  ;Flag second address received  ;Get subaddress ;Not 0
008B 0527 008C 0608 008D 0507 008E 0208 008F 0EFE 0090 0FD6 0091 0743 0092 0A11 0093 0607 0094 0A47 0095 0547 0096 0A47	;************* ;* Unit address; ;*  ACK_UA  SEB  BSF  BTFSC  SEB  BSF  MOVF  ANDLW  XORLW  BNZ  BBS  BTFSC  GOTO  SEB  BSF  GOTO  ;***********  ACK_SA  CLB  BCF  CLB  BCF  MOVFW	**************************************	alid address  ******************  ;Flag unit address received  ;Skip if data coming in ;Flag - reading from slave  ;Get address ;Mask direction flage before compare ;Device address ;Not for me! (skip rest of message) ;Read - no secondary address  ;Next is secondary address  ;Yes! ACK address and continue  ************************  t! itate ID read  ********************  ;Flag second address received  ;Get subaddress

## Using a PIC16C5X as a Smart I<sup>2</sup>C Peripheral

009C 0029 MOVWF I2CSUBA ;Set subaddress 009D 0A47 GOTO ACKloop

END

Errors : 0 Warnings : 0



## **AN577**

#### PIC16C54A EMI Results

#### INTRODUCTION

This paper discusses the EMI results of the PIC16C54A. These measurements were taken by an independent consulting firm that specializes in electromagnetic testing. These results are for a specific system design, each design will have its own results.

#### **DEVICES USED**

These tests were done on a random PIC16C54A device, and should be considered as typical results. Initial testing was done on three boards / devices. The device frequency of the boards were, respectively, 32 KHz, 4 MHz, and 20 MHz. As would be expected there was a substantial difference (decrease) at the low frequency as compared to the higher frequencies. The difference between the 4 MHz operation and the 20 MHz operation was marginal. The final testing of the device was done at 4 MHz, and was according to the FCC measurement procedure MP-4.

#### **SYSTEM USED**

The PIC16C54A device was tested in the Microchip OHMMETER board. This board is a three layer board, with a ground plane. Power and ground planes greatly help in the compliance of designs to the FCC part 15 subpart B testing. This board had minimal other external components, so that the electromagnetic measurements could mostly be attributed to the device and design of the system. To reduce the noise that comes from a power supply, a 10 nF bypass capacitor was attached to the power / ground of the input jack.

#### **EMI TESTING**

The testing of electromagnetic noise (EM) on a system has two types of commonly used testing environments, an internal and external environment. The internal test is done is a screen room to reduce the amount of stray EMI. The indoor tests is useful in determining the source of EMI radiation. The external test is done outdoors. This places the equipment under test in an environment to measure radiated emissions (EMI). The FCC only requires the outdoor testing of devices. The equipment under test (EUT) was positioned to maximize the emissions.

#### **INTERNAL TESTS**

The equipment under test was performed on a wooden test bench, inside a screen room, 0.8m above the earth ground plane (see Figure 1). The EUT was powered through the Line Impedance Stabilization Network (LISN) bonded to the ground plane. The LISN power was filtered and the filter was bonded to the ground plane. The EUT was positioned on the table with the minimum distance from any conductive surface, as specified in MP-4. The excess power cord was wrapped in a figure-8 pattern to form a bundle approximately 8 cm in length. The EUT configuration was set for the highest emission frequency, and data was collected under the program control of the host computer. The spectrum analyzer collected the maximum peak readings over each spectrum. The six highest emission levels and corresponding frequencies were sorted and are listed in Table 1.

**TABLE 1: CONDUCTED EMISSIONS RESULTS** 

Frequency (MHz)	Emission Level dBuV	Emission Level uV	Specification Limit uV
0.5345	33.2	46	250
7.085	33.1	45	250
10.08	33.1	45	250
10.42	33.3	46	250
11.62	33.4	47	250
13.41	33.8	49	250

#### PIC16C54A EMI Results

While in the screen room additional analyses on the device was done. First a local probe was used to test the emission levels around the board and device. There were no measurable emissions at the I/O pins or their corresponding trace lines. Emissions were measured at the jack to the power supply. The power supply and cord were the greatest source of emissions for the EUT. This is due to the power cord being an antenna which emitted the noise from the power supply. Designers should attempt to minimize antennas, which emit EMI. Antennas could be the power supply cord, as well as traces on the system board.

Second the PIC16C54A was monitored for susceptibility, following the IEC 801-3 specification. This test was measured from 27 MHz to 500 MHz in 10 KHz steps. The device did not display any signs of susceptibility (see Table 2).

#### **EXTERNAL TESTS**

The open field site used for radiated emission testing was setup according to the FCC bulletin OST 55. Figure 2 shows the layout of the open field test site. The EUT was mounted on a turntable. The position of the turntable is remote controlled to determine the highest emission levels. Initial testing was done with a broad band mounted on the antenna mast distance of 3 meters. Further investigation was done to determine the EUT positions that produced the maximum level of emissions. The receiving antenna was mounted on the antenna mast. The antenna height was varied to find the highest level of radiated emissions at each frequency. The six highest emission levels and corresponding frequencies were sorted and are listed in Table 3. Figures 3 and 4 show the dBuV vs. MHz graphs.

**TABLE 2: RADIATED SUSCEPTIBILITY** 


Frequency (MHz)	SPEC V/M	Threshold V/M	Modulation	Comments
27.0 - 500.0 †	3.0	> 3.0	80%	No Susceptibility

<sup>†</sup> Frequency incremmented in 10 KHz steps


**TABLE 3: RADIATED EMISSIONS RESULTS** 

Frequency	Meter Reading (dBuV)	Antenna Factor dB	Effective Gain dB	Distribution Factor dB	Corr. Rdg dBuV/m	Corr. Rdg. uV/m	Spec Limit uV/m
36.01	53.1	11.8	34.0	0	30.9	35	100
40.04	53.0	11.3	34.2	0	30.1	32	100
44.04	56.1	11.1	34.0	0	33.2	46	100
48.04	55.1	11.0	33.7	0	32.4	42	100
64.05	55.2	9.0	33.9	0	30.3	33	100
112.05	56.0	10.6	33.4	0	33.2	46	150

#### FIGURE 1



#### FIGURE 2



### PIC16C54A EMI Results

#### **CONCLUSION**

The PIC16C54A device can be implemented into system designs that are required to be certified to the FCC Class B specification limits as defined by the FCC Title 47, Part 15 Subpart B and IEC 801-3 susceptibility.

#### **APPENDIX A: TEST SETUPS**

#### FIGURE 3: CONDUCTED EMISSIONS TEST SETUP FOR SITE "A"





FIGURE 4: RADIATED EMISSIONS TEST SETUP FOR SITE "A"



OHMMETER Board Setup: Stan D'Souza Written By: Mark Palmer

Testing By: Compatible Electronics

## PIC16C54A EMI Results

NOTES:



# SECTION 3 PIC16CXX APPLICATION NOTES

Using the PortB Interrupt on Change as an External Interrupt - AN566	3-
Implementing Wake Up on Keystroke - AN552	3-
Using the 8-Bit Parallel Slave Port - AN579	3-
A PC-Based Development Programmer for the PIC16C84 - AN589	3- 1
Using the CCP Modules - AN594	3- 2
Interfacing to an LCD Module - AN587	3- 4
Using Timer1 in Asynchronous Clock Mode - AN580	3- 9
Low-Power Real Time Clock - AN582	3- 9
Using the Analog to Digital Converter - AN546	3-12
Four Channel Digital Voltmeter with Display and Keyboard - AN557	3-14
Apple® Desktop Bus - AN591	3-169
Software Implementation of Asynchronous Serial I/O - AN555	3-18
Software Implementation of I <sup>2</sup> C <sup>™</sup> Bus Master - AN554	3-22
Use of the SSP Module in the I <sup>2</sup> C Multi-Master Environment - AN578	3-29





## **AN566**

### Using the PortB Interrupt on Change as an External Interrupt

#### INTRODUCTION

The PIC16/17 family of RISC-like microcontrollers has been designed to provide advanced performance and a cost-effective solution for a variety of applications. To address these applications, there is the PIC16CXX microcontroller family of products. This family has numerous peripheral and special features to better address user applications.

One feature is the interrupt on change of the PORTB pins. This "interrupt on change" is caused when any of the RB<7:4> pin, configured as input, changes levels. When used in conjunction with the software programmable weak internal pull-ups, a direct interface to a keypad is possible. This is shown in application note AN552 (Implementing Wake-up on Key Stroke). Another way to use the "interrupt on change" feature would be as additional external interrupt sources. This allows the PIC16CXX devices to support multiple external interrupts, in addition to the INT pin.

This application note will discuss some of the issues in using PortB as additional external interrupt pins, and will show some examples. These examples can be easily modified to suit your particular needs.

## USING A PORTB INPUT FOR AN EXTERNAL INTERRUPT

The interrupt source(s) cannot simply be directly connected to the PortB pins, and expect the interrupt to function the same as the interrupt (INT) pin. The characteristic of the interrupt signal must also be known to develop the microcontrollers hardware/software. After we know this, we can determine the best way to structure the program to handle this signal. These characteristics include:

- 1. Trigger interrupt on rising, falling, or both edges
- 2. What is the pulse width of the interrupt (high time / low time)

It is easy to understand the need of knowing which edge triggers the external interrupt service routine. This allows one to ensure that the interrupt service routine is only entered for the desired edge, with all other edges ignored. Not so clear is pulse width of the interrupt. This determines the amount of additional overhead that the software routine may need.


### Using the PortB Interrupt on Change as an External Interrupt

Figure 1 shows the two cases for the interrupt signal verses the time to complete the interrupt service routine. The first waveform is when the signal makes the low-tohigh-to-low transitions before the interrupt service routine has completed (interrupt flag cleared). When the interrupt flag has been cleared the interrupt signal has already returned to the inactive level. The next transition of the signal is due to another interrupt request. An interrupt signal with this characteristic will be called a small pulse width signal. The second waveform is when the signal only makes the low-to-high transitions before the interrupt service routine has completed (interrupt flag cleared). The next transition (high-to-low) will return the interrupt signal to the inactive level. This will generate a "false" interrupt, that will need to be cleared. Then the following transition (low-to-high) will be a "true" interrupt. An interrupt signal with this characteristic will be called a wide pulse width signal.

An interrupt pulse with a small pulse width requires less overhead than a wide pulse width. A small pulse width signal must be less then the minimum execution time of the interrupt service routine, while a wide pulse width must be greater then the maximum time through the interrupt service routine.

Example 1 shows a single interrupt source on PortB (RB7), which executes the interrupt service routine on a rising edge. The interrupt source has a small pulse width. In this case since the interrupt pulse width is small, the pulse has gone high and then low again before PortB is read to end the mismatch condition. So when PortB is read it will read a low signal and will again be waiting for the rising edge transition.

#### FIGURE 1 - INTERRUPT STEPS FOR SMALL AND WIDE PULSE WIDTHS



Example 1: Single Interrupt with a Small Pulse Width

```
PER INT
               BTFSS
                       INTCON, RBIF
                                              ; PortB interrupt?
               GOTO
                       OTHER_INT
                                               ; Other interrupt
                                               ; Do task for INT on RB7
CLR RBINTF
               MOVE
                       PORTB, 1
                                               ; Read PortB (to itself) to end
                                               ; mismatch condition
               BCF
                       INTCON, RBIF
                                                Clear the RB interrupt flag.
               RETFIE
                                                Return from interrupt
OTHER_INT
                                               ; Do what you need to here
               RETFIE
                                               ; Return from interrupt
```

#### 6

### Using the PortB Interrupt on Change as an External Interrupt

Example 2 shows a single interrupt source on PortB (RB7), which executes the interrupt service routine on a rising edge. The interrupt source has a wide pulse width. In this case since the interrupt pulse width is large, the pulse is still high before PortB is read to end the mismatch condition. So when PortB is read it will read a high signal and will generate an interrupt on the next falling edge transition (which should be ignored).

Example 3 shows a interrupt on change with the interrupt source on PortB (RB7). This executes the interrupt service routine on a both edges. The interrupt source must have a minimum pulse width to ensure that both edges can be "seen". The minimum pulse width is the maximum time from the interrupt edge to the reading of PortB and clearing the interrupt flag.

#### Example 2: Single Interrupt with a Wide Pulse Width

```
BTFSS
                      INTCON, RBIF
PER_INT
                                             ; PortB interrupt?
               GOTO
                      OTHER_INT
                                             ; Other interrupt
               BTFSC
                      PORTB, RB7
                                             ; Check for rising edge
               GOTO
                      CLR_RBINTF
                                             ; Falling edge, clear PortB int
                                             ; flag
                                             ; Do task for INT on RB7
CLR_RBINTF
               MOVF
                      PORTB, 1
                                             ; Read PortB (to itself) to end
                                             ; mismatch condition
               BCF
                      INTCON, RBIF
                                             ; Clear the RB interrupt flag.
               RETFIE
                                             ; Return from interrupt
OTHER_INT
                                             ; Do what you need to here
               RETETE
                                             ; Return from interrupt
```

#### **Example 3: Interrupt on Change**

```
INTCON, RBIF
                                              ; PortB interrupt?
PER_INT
               BTFSS
                                              ; Other interrupt
               GOTO
                       OTHER_INT
CLR_RBINTF
                                              ; Read PortB (to itself) to end
               MOVF
                                              ; mismatch condition
                       INTCON, RBIF
                                              ; Clear the RB interrupt flag.
                                              ; Do task for INT on RB7
               RETFIE
                                              ; Return from interrupt
OTHER_INT
                                              ; Do what you need to here
               RETFIE
                                              ; Return from interrupt
```

### Using the PortB Interrupt on Change as an External Interrupt

#### **Using PortB Inputs for Multiple Interrupts**

The previous examples have been for a single external interrupt on PORTB. This can be extended to support up to 4 external interrupts. To do this requires additional software overhead, to determine which of the PortB pins (RB<7:4>) caused the interrupt. Care should be taken in the software to ensure that no interrupts are lost.

In this example, the interrupt sources on RB7, RB5, and RB4 have a small pulse width, while the interrupt source on pin RB6 is wide and should cause a trigger on the rising edge.

#### **SUMMARY**

The PortB interrupt on change feature is both a very convenient method for direct interfacing to an external keypad, with no additional components, but is also versatile in its uses. The ability to add up to four additional external interrupt. Of course hybrid solutions are also possible. That is, for example, using PORTB<6:1> as a 3x3 keypad, with PORTB7 as an external interrupt and PORTB0 as a general purpose I/O. The flexibility of this feature allows the user to implement a best fit design for the application.

#### Example 4: Multiple Interrupts with Different Pulse Widths

```
PER_INT
               BTFSS INTCON, RBIF
                                             ; PortB interrupt?
              GOTO
                      OTHER_INT
                                             ; Other interrupt
; PortB change interrupt has occurred. Must determine which pin caused
; interrupt and do appropriate action. That is service the interrupt,
; or clear flags due to other edge.
               MOVF
                      PORTB, 0
                                            ; Move PortB value to the W register
                                               This ends mismatch conditions
               MOVWE
                      TEMP
                                            ; Need to save the PortB reading.
              XORWF LASTPB, 1
                                            ; XOR last PortB value with the new
                                                PortB value.
                                            ; Did pin RB7 change
CK RB7
               BTFSC
                      LASTPB, RB7
              CAT.T.
                      RB7 CHG
                                            ; RB7 changed and caused the interrupt
                                            ; Did pin RB6 change
CK RB6
               BTFSC
                      LASTPB, RB6
              CALL
                      RB6 CHG
                                            ; RB6 changed and caused the interrupt
CK RB5
               BTFSC
                      LASTPB, RB5
                                            ; Did pin RB5 change
                                            ; RB5 changed and caused the interrupt
              CALL
                      RB5 CHG
CK RB4
               BTFSC
                      LASTPB, RB4
                                            ; Did pin RB4 change
              GOTO
                      RB4 CHG
                                             ; RB4 changed and caused the interrupt
RB7_CHG
                                             ; Do task for INT on RB7
              RETURN
RB6 CHG
               BTFSC
                      PORTB. RB6
                                             ; Check for rising edge
                                             ; Falling edge, Ignore
              RETURN
                                             ; Do task for INT on RB6
               RETURN
RB5_CHG
                                             ; Do task for INT on RB5
               RETURN
RB4 CHG
                                             ; Do task for INT on RB4
CLR_RBINTF
               MOVF
                      TEMP, 0
                                            ; Move the PortB read value to the
               MOVWF
                                                register LASTPB
                      LASTPB
               BCF
                      INTCON, RBIF
                                             ; Clear the RB interrupt flag.
               RETFIE
                                             ; Return from interrupt
OTHER_INT
                                             ; Do what you need to here
               RETFIE
                                             ; Return from interrupt
```

Author: Mark Palmer, Logic Products Division

## **AN552**

### Implementing Wake-up on Key Stroke

#### INTRODUCTION

Microchip's PIC16CXX family of microcontrollers are ideally suited to directly interface to a keypad. The high 4-bits of PortB (RB4 - RB7) have internal pull-ups and can trigger a "change on port state" interrupt. This interrupt, if enabled, will wake the microcontroller from sleep. In most battery powered applications, a microcontroller is exercised when a key is pressed, e.g. in a remote keyless entry system. The life of the battery can be extended by using PIC16CXX microcontrollers. This can be done by putting the PIC16CXX microcontroller into sleep mode for most of the time and wake-up only when a key is pressed.

#### **IMPLEMENTATION**

Figure 1 depicts an application where four keys are connected to RB4 - RB7. Internal pull-ups are used to maintain a high level on these inputs. In this example, LEDs are connected to RB0 - RB3. When SW1 is pressed, LED1 is turned on and when SW2 is pressed, LED2 is turned on and so on. The PIC16CXX is normally in sleep mode with the "change on port state" interrupt enabled. When SW1 is pressed, RB4 goes low and triggers an interrupt. Since the PIC16CXX is in sleep, it first wakes up and starts executing code at the interrupt vector. Note that if the global interrupt is enabled, the program execution after an interrupt is at the interrupt vector, if the global interrupt is not enabled, the program starts executing right after the sleep instruction.

After waking up, a 20 - 40 msec. de-bounce delay is executed which checks the port for a key hit and, depending on which key is hit, its associated LED is turned on. The LEDs are used purely for demonstration purposes. In a remote keyless entry application, the remote code would be transmitted when the appropriate key is hit.

Figure 2 depicts a 4x4 keypad interface to the PIC16CXX. When using the PIC16CXX in a keypad application, the internal pull-ups on RB4 - RB7 can be enabled eliminating the need for external pull-up resistors. The series  $100\Omega$  resistors are used for ESD protection, and are recommended in keypad interface applications.

Author: Stan D'Souza, Logic Products Division

#### SUMMARY

The PIC16CXX is ideally suited to interface directly to a Keypad application. Built in pull-up resistors and very low sleep current make it a very good candidate for battery powered remote operations and applications.

Performance:

Code Size: 64 words
RAM Locations Used: 0 bytes

#### FIGURE 1 - 4 KEY INTERFACE TO PIC16CXX





FIGURE 2 - 4X4 KEYPAD INTERFACE TO PIC16CXX



3

## Implementing Wake-up on Key Stroke

```
MPASM 1.00 Released
                         WAKUP.ASM 7-15-1994 13:24:29
                                                                             PAGE 1
LOC OBJECT CODE
                      LINE SOURCE TEXT
                      0001 ; This program demonstrates the wake-up on Keystroke feature of the
                      0002 ;PIC16C71. Port B pins RB4 - RB7 can be configured as inputs with
internal
                      0003 ;pull up resistors, also the interrupt associated with the change on
input
                      0004 ; on RB4 - RB7 can be set up to wake the chip from sleep. If the
                      0005 ;global interrupt is enabled just before sleep, the program will vector
to
                      0006 ;the interrupt vector (0004). If not the chip will continue execution
                      0007 ; just after the next instruction following sleep.
                      0008 ;In this example code, the port B is initalized to input 4 push-buttons
at
                      0009 ;RB4 - RB7. RB0 - RB3 are configured to drive LEDs corresponding to 0010 ;which push-button is hit (LED on RB0 when RB4 is hit and so on).
                      {\tt 0011} ;Sleep is executed. When any keys is hit, the processor wakes
                      0012 ;up and jumps to the interrupt vector. The corresponding LED is
                      0013 ; turned on and after the key is released, the whole process is re-
peated.
                      0014;
                                    LIST P=16C71, F=INHX8M
                      0015
                      0016;
0002
                      0017 z
                                    equ
0007
                      0018 RBPU
                                    eau
0010
                      0019 temp
                                    equ
                                            10h
                      0020 OptionReg equ
                      0021
                               include "picreg.equ"
                      0083
                      0084
                      0021
                      0022 ;
                      0023
                                             0
                                    orq
0000 2805
                      0024
                                             start
                                    goto
                      0025 ;
                      0026
                                    org
0004 2808
                      0027
                                             ServiceInterrupt
                                    goto
                      0028 ;
                      0029 ;
                      0030 start
0005 2024
                      0031
                                    call
                                             InitPortB
                                                              ;initalize port B
                      0032 loop
                      0033;
                                                               ;sleep till key is hit
0006 0000
                      0034
                                    nop
0007 2806
                      0035
                                    goto
                                             loop
                      0036;
                      0037 ServiceInterrupt
0008 180B
                      0038
                                    btfsc
                                             INTCON, RBIF
                                                              ; change on rb int?
0009 280D
                      0039
                                    goto
                                             ServiceWakup
                                                              ;yes then service
000A 128B
                      0040
                                    bcf
                                             INTCON, RTIE
                                                              ;clear RTCC int mask
000B 110B
                      0041
                                    bcf
                                             INTCON, RTIF
                                                              ;clear flag
000C 0008
                      0042
                                    return
                      0043;
                      {\tt 0044} ; This routine checks which keys is hit and lights up the
                      0045 ;corresponding LED associated with it. eg. RB0's LED when
                      0046 ;RB4's key is pressed. Finally it waits till all keys have
                      0047 ;been released before returning form the service routine.
                      0048 ServiceWakup
000D 118B
                      0049
                                    bcf
                                             INTCON, RBIE
                                                              ;clear mask
000E 0906
                      0050
                                    comf
                                            PORT_B,w
                                                             ;read PORT B
000F 100B
                      0051
                                    bcf
                                             INTCON, RBIF
                                                              ;clear flag
                                                              ;do de-bounce for 16mSecs
0010 2035
                      0052
                                    call
                                             delay16
0011 0906
                      0053
                                    comf
                                             PORT B, w
                                                              ;read port B again
0012 39F0
                      0054
                                    andlw
                                             B'11110000
                                                              ;mask outputs
0013 0090
                      0055
                                    movwf
                                            temp
                                                              ;save in temp
```

## Implementing Wake-up on Key Stroke

0014 0E10	0056	swapf	temp,w	switch low and high
0015 0086	0057	movwf	PORT_B	send as outputs.
0016 2018	0058	call	KeyRelease	;check for key release
0017 0009	0059	retfie	•	-
	0060 ;			
	0061 ;This	sub-routi	ne, waits till a	ll key have been released
				ip is in sleep mode till
	0063 ;all	keys are r	released.	
	0064 KeyRe			
0018 2035	0065	call	delay16	;do debounce
0019 0906	0066	comf	PORT_B,w	read PORT_B
001A 100B	0067	bcf	INTCON, RBIF	clear flag;
001B 158B	0068	bsf	INTCON, RBIE	;enable mask
001C 39F0	0069	andlw	B'11110000'	clear outputs
001D 1903	0070	btfsc	STATUS, z	key still pressed?
001E 0008	0071	return		;no then return
001F 0063	0072	sleep		else save power;
0020 118B	0073	bcf	INTCON, RBIE	on wake up clear mask
0021 0906	0074	comf	PORT_B,w	
0022 100B	0075	bcf	INTCON, RBIF	clear flag;
0023 2818	0076	goto	KeyRelease	try again;
	0077 ;			
	0078 ;		1 1 1 2 1	
			ne, initializes	PortB.
	0080 InitE			
0024 1683	0081	bsf	STATUS, RPO	;select bank 1
0025 3003	0082	movlw	B'00000011'	;Port_A digital I/O
0026 0088 0027 3000	0083	movwf	ADCON1	; /
0027 3000	0084 0085	movlw movwf	0 PORT A	; ;set port a as outputs
0028 0083 0029 30F0	0085	movlw	B'11110000'	;RB0-RB3 outputs
0025 30F0 002A 0086	0087	movwf	PORT_B	;RB4-RB7 inputs
002H 0000	0088	bcf	OptionReg,RBPU	=
002D 1301 002C 1283	0089	bcf	STATUS, RPO	;select page 0
002D 0186	0090	clrf	PORT_B	;init port B
002E 0185	0091	clrf	PORT_A	;make port a all low
002F 1405	0092	bsf	PORT_A,0	make first bit high
0030 118B	0093	bcf	INTCON, RBIE	disable mask
0031 0806	0094	movf	PORT_B,w	read port
0032 100B	0095	bcf	INTCON, RBIF	;clear flag
0033 158B	0096	bsf	INTCON, RBIE	;enable mask
0034 0009	0097	retfie		;enable global and return
	0098 ;			
	0099 ;dela	y16 waits	for approx 16.4m	Secs using RTCC interrupts
	0100 ;fosc	speed is	4Mhz.	
	0101 delay	716		
0035 1683	0102	bsf	STATUS, RPO	;select page 1
0036 3007	0103	movlw	B'00000111'	;fosc/256 -> RTCC
0037 0081	0104	movwf	OptionReg	<i>i</i> /
0038 1283	0105	bcf	STATUS,RP0	;select page 0
0039 0181	0106	clrf	RTCC	
003A 110B	0107	bcf	INTCON,RTIF	clear flag
003B 168B	0108	bsf	INTCON, RTIE	enable mask;
003C 1D0B	0109 Check 0110	btfss	INTCON, RTIF	timer overflowed?
003D 283C	0111		· .	ino check again
003E 128B	0112	goto bcf	INTCON, RTIE	;else clear mask
003E 120B	0113	bcf	INTCON, RTIF	clear flag
0040 0008	0114	return	11110011/11111	, crear rrag
	0115 ;			
	0116	end		
	0117			
	0118			
	0119			
	0120			
	0121			
	0122			
	0123			
	0124			

## Implementing Wake-up on Key Stroke



## **AN579**

### **Using the 8-Bit Parallel Slave Port**

#### INTRODUCTION

The PIC16C64/C74 microcontrollers from Microchip Technology Inc., can be interfaced in a multi-microprocessor environment with ease using the built-in Parallel Slave Port. With their very high operating speeds (cycle times as low as 200ns with a clock rate of 20MHz), and an array of on-chip peripherals, they make ideal smart interfaces to the real world.

#### **IMPLEMENTATION**

PortD operates as an 8-bit wide parallel slave port, with PortE providing the control signals when bit PSPMODE (TRISE<4>) is set. In parallel slave mode, PortD is asynchronously readable and writable by the external world through the CS (RE2/CS), RD (RE0/RD), and WR (RE1/WR) control inputs.

In order to use the parallel slave port, the data direction bits in the TRISE register corresponding to RD, WR, and CE (TRISE<2:0>) must be configured as inputs (set =1).

The port pins are connected to two 8-bit latches, one for data output (from the PIC16CXX) and one for data input. The PIC16CXX sends data by writing to the output latch,

and receives data by reading the input latch (note that the input and output latches are at the same address). In this mode the TRISD register is ignored, since the external device connected to the slave port controls the direction of data flow.

When the external device performs either a read or a write operation to the PIC16CXX, the interrupt flag, PSPIF (PIR1<7>), will be set and the processor interrupted if PSPIE (PIE1<7>) is set and interrupts are enabled (GIE and PEIE, (INTCON<7:6>) set). When the interrupt is serviced, PSPIF must be cleared by software.

The read-only status flag IBF, Input Buffer Full (TRISE<7>), is set if a received word is waiting to be read. IBF is cleared upon read of the input buffer latch. If another word is received prior to the first being read, status flag IBOV (TRISE<5>) is set. IBOV can be cleared by software.


The Output Buffer Full status bit, OBF (TRISE<6>), is set if a word written to PortD latch is waiting to be read by the external bus.

When not in PSPMODE the IBF and OBF bits are cleared. If the IBOV flag was previously set, however, it must be cleared by software.


FIGURE 1: SUMMARY OF PARALLEL SLAVE PORT REGISTERS

Register Name	Function	Address	Power-On Reset Value
PORTD	Parallel slave port Read/Write Data	08h	XXXX XXXX
TRISD	PortD data direction register	88h	1111 1111
PORTE	Parallel slave port Read/Write/Chip Select signals	09h	XXX
TRISE	Control bits for PortD slave port	89h	0000 -111
INTCON	Global Interrupt Enable	0Bh	0000 000X
PIR1	Interrupt register (PSPIF bit)	0Ch	0000 0000
PIE1	Interrupt Enable register (PSPIE bit)	8Ch	0000 0000


#### FIGURE 2: PORT E FUNCTIONS




#### FIGURE 3: TRISE REGISTER




#### FIGURE 4: PIE1 REGISTER



#### FIGURE 5: PIR1 REGISTER



#### FIGURE 6: INTCON REGISTER



AUTHOR: Scott Fink, Logic Products Division

```
;* 16C64/74 Parallel Slave port
               This program demonstrates the Parallel Slave Port function of
               the PIC16C64/74. The program is interrupt driven, when the PIC16CXX
;*
               is either read from or written to, an interrupt is generated. If the
               interrupt was caused by a read, a register is incremented, and
;*
               the new count is placed in an output queue. If the interrupt was
               caused by a write, the data is put on the Port B pins
               list p=16c64,f=inhx8m
               include "c:\16C74.inc"
Register definitions
                                              ;Flag bit register
FLAGREG
                           20h
               equ
OUTDATA
               equ
                           21h
                                              ;Output data
TNDATA
               equ
                           22h
                                              ;Input data
COUNT
               equ
                           23h
                                              ;Count of times output register read
;Bit definitions for flag register
                                              Error flag bit
ERROR
               equ
                           00h
OUTRDY
                                              ;Output data ready flag
               equ
                           01h
INFULL
                                              ; Input data received flag
               equ
                           02h
                           0000h
                                              ;Reset Vector
               ora
               goto
                           Start
                           0005h
                                              ;Interrupt Vector
               orq
               goto
                           Service Int
Start
                           OUTDATA
                                              ;Clear data registers
               clrf
               clrf
                           INDATA
               bsf
                           STATUS, RPO
                                              ;Select register page 1
                           b'00010111'
               movlw
                                              ;Set RD, WR, and CS as
                           TRIS_E
                                              ; inputs, Enable Parallel Slave port
               movwf
                           0FFh
               movlw
                                              ;Set Port_B to all outputs
                           TRIS_B
                           b'10000000'
               movlw
                           PIE1
                                              ; Enable Parallel Slave Port interrupt
               movwf
                           STATUS, RPO
               bcf
                                              ;Select register page 0
                           OUTDATA,W
                                              ;Set output Data in PORTD
               movwf
                           PORT_D
                           b'11000000'
                                              ;Set GIE, PEIE (enable interrupts)
                           INTCON
Loop
               btfsc
                           FLAGREG, INFULL
                                              ;Check if input data received
                           Checkout
                                              ;No data ready, check output
               bcf
                           FLAGREG, INFULL
                                              ;Clear input data ready flag
                           Indata,W
                                              Get Input data
                           PORT_B
                                              ;Output input data to Port_B
Checkout
               btfsc
                           FLAGREG, OUTRDY
                                              ;Check if data output already
               goto
                           Loop
                                              ;Not output yet, loop
               incf
                           COUNT
                                              ;Increment output data
               movf
                           COUNT, W
                                              ;Get output data
               movwf
                           OUTDATA
                                              ;Put data in output queue
               bsf
                           FLAGREG, OUTRDY
                                              ;Set flag for interrupt routine
               goto
                           Loop
```

```
;*Interrupt Service Routine
               Inputs:
                          FLAGREG - Flag register to/from the main routine:
                                             Bit 1: OUTRDY - To Service_Int, indicates data
                                                             ready in output queue
; *
; *
                          OUTDATA - Output data queue
                          PIR1
                                     - Interrupt flag register
                                         - Parallel slave port flag register
                          TRIS E
                                         - Input data from slave port
                          PORT_D
              Outputs:
                          PORT D
                                         - Output data to slave port
                                         - Input data queue
                          INDATA
                          FLAGREG - Flag register to/from the main routine:
                                             Bit 0: ERROR - From Service_Int, indicates input
                                                           buffer overflow
                                             Bit 2: INFULL- From Service_Int, indicates data
     received and in INDATA
Service Int
              bt.fss
                          PIR1, PSPIF
                                             ;Test for Peripheral interrupt
                          Intout
                                             ; Not a Peripheral interrupt, exit
              goto
                                             ;Clear Peripheral interrupt
              bcf
                          PIR1, PSPIF
                                             ;Select Page 1
                          STATUS, RPO
              bsf
                          TRIS E.IBF
                                             ;Check if input data ready
              bt.fss
                                             ;No input, check output
              goto
                          Notinput
                                             ;Input ready, select Page 0;Set flag for main routine
              bcf
                          STATUS.RPO
                          FLAGREG, INFULL
              bsf
              movf
                          PORT_D,W
                                             ;Get input data
                          INDATA
                                             ;Put byte in input queue
              movwf
Notinput
              btfsc
                          TRIS_E,OBF
                                             ;Check if output data read
                                             ;Not read, exit
                          Intout
              goto
                          STATUS, RPO
              bcf
                                             ;Select Page 0
                          FLAGREG, OUTRDY
                                             ;Check if data in output queue
              btfss
                                             ;Output not read, exit
              goto
                          Intout
                          OUTDATA, W
               movf
                                             ;Get data from queue
                                             ;Put data in output buffer
              movf
                          PORT_D
                          FLAGREG, OUTRDY
                                             ;Clear flag for main routine
              bcf
Intout
               bsf
                          STATUS, RPO
                                             ;Select Page 1
              btfsc
                          TRIS_E,IBOV
                                             ; Check input buffer overflow flag
                          Interror
                                             ;If not clear, error
              goto
                          STATUS, RPO
                                             ;Select Page 0
               retfie
                                             ;Re-enable GIE and return
Interror
              bcf
                          STATUS, RPO
                                             ;Select Page 0
                          FLAGREG, ERROR
                                             ;Set error flag for main routine
               retfie
                                             ;Re-enable GIE and return
               end
```



## **AN589**

## A PC-Based Development Programmer for the PIC16C84

Author: Robert Spur - Analog Design Specialist, Inc.

## PROGRAMMING THE PIC16C84 MICROCONTROLLER

This application note describes the construction of a low cost serial programmer for the PIC16C84 microcontroller which is controlled using a PC with a parallel (Centronix printer) port. This programmer has the capability of programming the PIC16C84 microcontroller, and reading back internal data without removing the device form the target circuit.

This feature is very useful in applications where changes in program code or constants are necessary to compensate for other system features. For example, an embedded control system may have to compensate for variances in a mechanical actuator performance or loading. The basic program can be programmed and tested in design. The final program and control constants can be easily added later in the production phase without removing the microcontroller from the circuit.

Automatic software and performance upgrades can also be implemented with an in-system. Upon receiving new system software via disk or modem, a control processor with the included programming code could perform an in circuit reprogramming of other microcontrollers in the system.

This programmer can load program code, part configuration, and EEPROM data into the PIC16C84 part. In read back mode, it can verify all verify all data entries.

#### **FUNCTION DESCRIPTION**

The PIC16C84 microcontroller is put into programming mode by forcing a low logic level on the RB7 (pin 13) and RB6 (pin 12) while the MCLR (pin 4) is first brought low to reset the part, and then brought to the program/verify voltage of 12 to 14 volts. The MCLR pin remains at the program/verify voltage for the remainder of the programming or verification time.

After entering programming mode, RB7 is used to serially enter programming modes and data into the part. A high to low transition on RB6, the clock input, qualifies each bit of the data applied on RB7. The serial command-data format is specified in Figure 1.2.1.3 of the Microchip PIC16C84 Programming Specification (DS30189D). The first 6 bits form the command field, and the last 16 bits form the data field. Notice that the data field is composed of one zero starting bit, 14 actual data bits, and one zero stop bit. The increment address command, shown in Figure 1.2.1.5 (see PIC16C84 Data Sheet, DS30189D), is comprised of only the command field. Table 1.2.1.1 (see DS30189D) summarizes the available commands and command codes for serial programming mode.

The read mode is similar to programming mode with the exception that the data direction of RB7 is reversed after the 6-bit command to allow the requested data to be returned to the programmer. Figure 1.2.1.4 (see DS30189D) shows this sequence which starts by shifting the 6-bit command into the part. After the read command is issued, the programmer tri-states its buffer to allow the part to serially shift its internal data back to the programmer. The rising edge of RB6, the clock input, controls the data flow by sequentially shifting previously programmed or data bits from the part. The programmer qualifies this data on the falling edge of RB6. Notice that 16 clock cycles are necessary to shift out 14 data bits.

Accidental in circuit reprogramming is prevented during normal operation by the  $\overline{MCLR}$  voltage which should never exceed the maximum circuit supply voltage of 6V DC and the logic levels of port bits RB7 and RB8.

After program/verification the MCLR pin is brought low to reset the target microcontroller and electrically released. The target circuit is then free to activate the MCLR signal. In the event MCLR is not forced by the target circuit, R4 (a 2K Ohm pull up resistor in the programmer) provides a high logic level on the target microcontroller which enables execution of its program independent of the programmer connection. Provisions should be made to prevent the target circuit from resetting the target microcontroller with MCLR or effecting the RB6 and RB6 during the programming process. In most cases this can be done without jumpers.

#### **DETAILED CIRCUIT DESCRIPTION**

A logic high on PC parallel interface latch bit D4 turns on Q3 causing the MCLR pin to go low which places the target part in reset mode. The reset condition is then removed and the program/verify voltage is applied by placing a logic high on D3 and a logic low on D4 which turns off Q3 and turns on Q2 and Q1. Circuit protection of Q1 and Q3 is obtained from connecting the emitter of Q2 to latch bit D4 which prevents a simultaneous reset and program/verify voltage mode. Q2, a 2N3904, has a reverse emitter base break down voltage of 6 volts which will not be exceeded when 5 volt logic is used on the parallel interface.

The resistors R1, R2, R3, and the diode D1 provide a logic level interface to the analog circuitry. R4 provides a MCLR (master clear) pull up function during target circuit run mode. The programming voltage is supplied and adjusted by an external lab supply. This supply should have a current limit in the 100 ma range. 5 volts for U2 (LS244) is locally regulated from programming supply voltage by U1. R5 (750 ohm resistor) is connected to the regulator output to insures proper 5 volt regulation when the 13.5 volt programming voltage is applied through the pull up resistor R4.


Data and clock are connected to the part via a tri-state buffer U2. PC parallel port interface bit D0 is used for data and port bit D1 is used for clock. During programming mode both clock and data buffers are enabled by port bits D2 and D5. During read mode, the data buffer is tri-stated via D2 and the printer data acknowledge signal line is used to receive verification data from the part.

After program/verification mode both the data and clock lines are tri-stated via D2 and D5 allowing the these lines to be used by the target circuit. This allows the programmer to remain physically, but not electrically connected to the target system.

An optional 5 volt line was included in the 3-foot programming interconnect cable for convince. Short interconnection leads and good grounding are always good construction practice.

To meet the programming verification specification, the target part's supply voltage should be first set to the maximum specified supply voltage and a program/data read back should be preformed. This process is then repeated at the lowest specified supply voltage.

FIGURE 1: PROGRAMMER SCHEMATIC



#### 6

### A PC-Based Development Programmer for the PIC16C84

#### SOFTWARE DESCRIPTION

The listed code provides a hardware-software interface to a standard PC parallel (Centronix) interface port. The code can be adapted to a microprocessor parallel interface port by substituting an output command for the "biosprint" command.

Control software can transfer the PIC16C84 program, configuration bits, and EEPROM data from a standard PROM interface file into the target system by reading the file and calling the function in Figure 2 using the appropriate command name in the definition table, and the data to be programmed. The command names are repeated here for reference.

LOAD\_CONFIG Sets PIC16C84 data pointer to

configuration.

LOAD\_DATA Loads, but does not program,

data.

READ\_DATA Reads data at current pointer

location.

INC\_ADDR Increments PIC16C84 data

pointer.

BEGIN\_PROG Programs data at current data

pointer location.

PARALLEL\_MODE Puts PIC16C84 into parallel

mode. (not used)

LOAD\_DATA\_DM Loads EEPROM data.

READ\_DATA\_DM Reads EEPROM data.

Function "int ser\_pic16c84(<command>,<data [or 0]>) is called to preform command. Function returns internal data after read commands.

Do not forget to initiate the programming mode before programming, increment the addresses after each byte is programmed, and put the programmer in run mode after programming.

Designed by: Analog Design Specialist, Inc.

P.O. Box 26-0846 Littleton, CO 80126

#### **EXAMPLE 1: PUT TARGET SYSTEM INTO PROGRAM MODE.**

```
.. program code..
ser_pic16c84(PROGRAM_MODE,0);
.. program code..
```

#### **EXAMPLE 2: READ DATA FROM THE TARGET SYSTEM**

```
.. program code..
data = ser_pic16c84(READ_DATA,0); // read data
// transfers data from target part to variable "data".
.. more program code ..
```

#### **EXAMPLE 3: PROGRAM DATA INTO THE TARGET SYSTEM**

```
.. program code..
ser_pic16c84(LOAD_DATA,data);  // load data into target
ser_pic16c84(BEGIN_PROG,0);  // program loaded data
ser_pic16c84(INC_ADDR,0);  // increment to next address
// transfers data from program variable "data" to target
    part.
.. more program code ..
```

#### **EXAMPLE 4: PUT TARGET SYSTEM INTO RUN MODE**

```
.. program code..
ser_pic16c84(RUN,0);
.. program code..
```

```
//**
//**
      SERIAL PROGRAMMING ROUTINE FOR THE PIC16C84 MICROCONTROLLER
//**
//**
                      Analog Design Specialists
//FUNCTION PROTOTYPE: int ser_pic16c84(int cmd, int data)
// cmd: LOAD_CONFIG -> part configuration bits
      LOAD_DATA
                    -> program data, write
//
       READ DATA
                    -> program data, read
//
       TNC ADDR
                    -> increment to the next address (routine does not auto increment)
       BEGIN_PROG -> program a previously loaded program code or data
11
      LOAD_DATA_DM -> load EEPROM data regesters (BEGIN_PROG must folow)
READ_DATA_DM -> read EEPROM data
//
11
// data: 1) 14 bits of program data or
       2) 8 bits of EEPROM data (least significant 8 bits of int)
// Additional programmer commands (not part of PIC16C84 programming codes)
//
// cmd: RESET
                    -> provides 1 ms reset pulse to target system
       PROGRAM_MODE -> initializes PIC16C84 for programming
//
11
                    -> disconnects programmer from target system
11
// function returns:1) 14 or 8 bits read back data for read commands
                   2) zero
                                               for write data commands
                   3) PIC_PROG_EROR = -1 for programming function errors
//
//
                   4) PROGMR_ERROR = -2 for programmer function errors
#include <bios.h>
#define LOAD CONFIG
#define LOAD_DATA
#define READ_DATA
#define INC_ADDR
                      6
#define BEGIN_PROG
#define PARALLEL_MODE 10 // not used
#define LOAD_DATA_DM
#define READ_DATA_DM 5
#define MAX_PIC_CMD 63 // division between pic and programmer commands
                64 // external reset command, not neded for programming
#define PROGRAM_MODE 65 // initialize program mode
                    66 // electrically disconnect programmer
#define PIC_PROG_EROR -1
#define PROGMR_ERROR -2
#define PTR
                     0 // use device #0
// parallel port bits
      d0: data output to part to be programmed
11
       d1: programming clock
11
       d2: data dirrection, 0= enabel tri state buf -> send data to part
       d3: Vpp control 1= turn on Vpp
       d4: ~MCLR =0, 1 = reset device with MCLR line
       d5: clock line tri state control, 0 = enable clock line
int ser_pic16c84(int cmd, int data)
                                         // custom interface for pic 16c84
  int i, s cmd;
 if(cmd <=MAX_PIC_CMD)</pre>
                                           // all programming modes
   biosprint(0,8,PTR);
                                           // set bits 001000, output mode, clock & data low
```

```
s_cmd = cmd;
                                                    // retain command "cmd"
    for (i=0;i<6;i++)
                                                    // output 6 bits of command
     biosprint(0,(s_cmd&0x1) +2+8,PTR);
                                                    // set bits 001010, clock hi
     biosprint(0,(s_cmd&0x1) +8,PTR);
                                                    // set bits 001000, clock low
      s_cmd >>=1;
   if((cmd ==INC_ADDR)||(cmd ==PARALLEL_MODE)
                                                   // command only, no data cycle
     return 0;
    else if(cmd ==BEGIN_PROG)
                                                   // program command only, no data cycle
     delay(10);
                                                    // 10 ms PIC programming time
     return 0;
    else if((cmd ==LOAD_DATA)||(cmd ==LOAD_DATA_DM)||(cmd ==LOAD_CONFIG)) // output 14 bits of
data
     for (i=200;i;i-);
                                                    // delay between command & data
     biosprint(0,2+8,PTR);
                                                    // set bits 001010, clock hi; leading bit
     biosprint(0, 8,PTR);
                                                    // set bits 001000, clock low
     for (i=0;i<14;i++)
                                                   // 14 data bits, lsb first
                                             // set bits 001010, clock hi
       biosprint(0,(data&0x1) +2+8,PTR);
                                                   // set bits 001000, clock low
       biosprint(0,(data&0x1) +8,PTR);
       data >>=1;
     biosprint(0,2+8,PTR);
                                                    // set bits 001010, clock hi; trailing bit
   // *********** Analog Design Specialists ************
     biosprint(0, 8,PTR);
                                                   // set bits 001000, clock low
     return 0;
    else if((cmd ==READ_DATA)||(cmd ==READ_DATA_DM))//read 14 bits from part, lsb first
     biosprint(0, 4+8,PTR);
                                                    // set bits 001100, clock low, tri state data
                                                           buffer
     for (i=200;i;i-);
                                                    // delay between command & data
     biosprint(0,2+4+8,PTR);
                                                    // set bits 001110, clock hi, leading bit
     biosprint(0, 4+8,PTR);
                                                    // set bits 001100, clock low
     data =0;
      for (i=0;i<14;i++)
                                                    // input 14 bits of data, lsb first
       data >>=1;
                                                    // shift data for next input bit
                                                    // set bits 001110, clock hi
// set bits 001100, clock low
       biosprint(0,2+4+8,PTR);
       biosprint(0, 4+8,PTR);
       if(!(biosprint(2,0,0)\&0x40)) data += 0x2000; //use printer acknowledge line for input,
                                                           data 1sb first
     biosprint(0,2+4+8,PTR);
                                                    // set bits 001110, clock hi, trailing bit
     {\tt biosprint(0, 4+8,PTR);}
                                                    // set bits 001100, clock low
     return data;
    else return PIC PROG EROR;
                                                   // programmer error
  else if(cmd == RESET)
                                                    // reset device
   biosprint(0,32+16+4,PTR);
                                                    // set bits 110100, MCLR = low (reset
                                                           PIC16C84), programmer not conected
```

```
delay(1);
                                                  // 1ms delay
 biosprint(0,32 +4,PTR);
                                                  // set bits 100100, MCLR = high
  return 0;
else if(cmd ==PROGRAM_MODE)
                                                  // enter program mode
 biosprint(0,32+16+4,PTR);
                                                  // set bits 110100, Vpp off, MCLR = low
                                                         (reset PIC16C84)
 delay(10);
                                                  // 10 ms, allow programming voltage to
                                                          stabelize
 biosprint(0,8,PTR);
                                                  // set bits 001000, Vpp on , MCLR = 13.5
                                                         volts, clock & data connected
 delay(10);
                                                  // 10 ms, allow programming voltage to
                                                          stablize
  return 0;
else if(cmd ==RUN)
                                                  // disconects programmer from device
 biosprint(0,32+4,PTR);
                                                  // set bits 100100
 return 0;
else return PROGMR_ERROR;
                                                  // command error
```



## **AN594**

## **Using the CCP Modules**

This application note discusses the operation of a Capture Compare and PWM (CCP) module, and the interaction of multiple CCP modules with the timer resources.

The Capture Compare and PWM (CCP) module is software programmable to operate in one of three modes:

- 1. A Capture input
- 2. A Compare output
- 3. A Pulse Width Modulation (PWM) output

For the CCP module to function, Timer resources must be used in conjunction with the CCP module. The desired CCP mode of operation determines which timer resources are required. Table 1 shows the CCP mode with the corresponding timer resource required. Both the Capture and Compare modes require that Timer 1 be operating in timer mode or synchronized counter mode.

Note: Capture and Compare modes may not operate if Timer1 is operated in asynchronous counter mode.

#### TABLE 1: CCP MODE - TIMER RESOURCE

Timer Resource
Timer 1
Timer 1
Timer 2


#### **CCP OPERATION**

The following three sections discuss the operation of the CCP module in each of its modes of operation. There is a simple example program for each mode of operation. The software example for the capture mode, also uses a second CCP module in compare mode to generate the signal to capture.


#### **PWM Mode**

A Pulse Width Modulation output (shown in Figure 1) is a signal that has a timebase (period) and a time that the output stays high (duty cycle). The period is the duration after which the PWM rising edge repeats itself. The resolution of the PWM output is the granularity with which the duty cycle can be varied. The frequency of a PWM is simply the inverse of the period (1 / period).

#### FIGURE 2: PWM MODE BLOCK DIAGRAM



#### FIGURE 1: PWM OUTPUT



Each CCP module can support one Pulse Width Modulation (PWM) output signal, with minimal software overhead. This PWM signal can attain a resolution of up to 10-bits, from the 8-bit Timer 2 module. This gives 1024 steps of variance from an 8-bit overflow counter. This gives a maximum accuracy of Tosc (50 ns, when the device is operated at 20 MHz). Figure 2 shows a block diagram of the CCP module in PWM mode. When the Timer 2 overflows (timer = Period Register), the value in the duty cycle registers (CCPRxL:CCPRxCON<5:4>) is latched into the 10-bit slave latch. A new duty cycle value can be loaded into the duty cycle register(s) at any time, but is only latched into the slave latch when Timer 2 = Timer 2 Period Register (PR2).

The period of Timer 2 (and PWM) is determined by the frequency of the device, the Timer 2 prescaler value (1, 4 or 16), and the Timer 2 Period Register. Equation 1 shows the calculation of the PWM period, duty cycle, and the minimum and maximum frequencies.

## EQUATION 1: PWM PERIOD, DUTY CYCLE, AND FREQUNCIES

```
 \begin{array}{lll} \text{PWM Period} & = & [(\text{PR2}) + 1) \bullet 4\,\text{T}_{\text{OSC}} \\ & \bullet \text{ (Timer 2 prescale value)} \\ \\ \text{PWM Duty Cycle} & = & [\text{CCPRxL:CCPRxCON} < 5:4 >] \bullet 4\,\text{T}_{\text{OSC}} \\ & \bullet \text{ (Timer 2 prescale value)} \\ \\ \text{PWM maximum frequency} \\ & \text{ (High Resolution mode)} & = & 4\,/\,(\,\text{PR2} \bullet \text{T}_{\text{CY}}) \\ & \text{ (Low Resolution mode)} & = & 1\,/\,(\,\text{PR2} \bullet \text{T}_{\text{CY}}) \\ \\ \end{array}
```

(High Resolution mode) =  $4/(PR2 \cdot 16 \cdot T_{CY})$ (Low Resolution mode) =  $1/(PR2 \cdot 16 \cdot T_{CY})$ 

PWM minimum frequency

Table 2 shows the minimum and maximum PWM frequency for different device frequencies. The Timer2 prescaler will be selected to give either the minimum or maximum frequencies as shown.

Appendix A is a program which generates up to a 10-bit PWM output. The PWM period and duty cycle are updated after the overflow of Timer1. Upon the overflow of Timer1, ports A, B and D are read. The 10-bit duty cycle is specified by the value on PORTB:PORTA<1:0>, while the period is specified by the value on PORTD. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY\_Px). This allows the software to be verified without the use of hardware and external stimulus.

Since the PWM duty cycle is double buffered, the duty cycle registers are only loaded when there is sufficient time to complete the update the 10-bit value before the Timer2 = PR2 match occurs. After the duty cycle has been updated and the Timer2 = PR2 match has occurred, the period (stored in the PR2 register) is updated. The operation of the CCP module in PWM mode is similar to the PIC17C42's PWM. Additional concepts of PWM operation can be found in Application Notes AN564 and AN539.

TABLE 2: PWM FREQUENCY FOR DIFFERENT DEVICE FREQUENCIES

	20 I	MHz	10 N	lHz	2 M	Hz	
PWM Resolution	Min	Max	Min	Max	Min	Max	Units
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz


#### **Compare Mode**

In compare mode, the 16-bit value of Timer1 is compared to the CCPRxH:CCPRxL registers. When these registers match, the S/W configured event occurs on the CCPx pin. The events that can be S/W selected are:

- · Clear CCPx pin on match
- · Set CCPx pin on match
- Generate S/W interrupt (CCPx pin unchanged)
- Trigger special event (CCPx pin unchanged)
  - CCP1 clears Timer1
  - CCP2 clears Timer1 and sets the A/D's GO bit

The CCPxM<3:0> control bits, in register CCPxCON, configures the operation of the CCP module. The compare function must have the data direction of the CCPx pin configured as an output, if the compare event is to control the state of the CCPx pin.


FIGURE 3: COMPARE MODE BLOCK DIAGRAM



When the CCP module is in the OFF state (CCPxM<3:0> = 0h), the CCPx output latch is forced to a low level, though the level on the CCPx pin will be determined by the value in the data latch of the port. Figure 3 shows the block diagram of the CCP module in Compare mode.

Appendix B is a program which uses the CCP module to transmit a pulse train dependent on the data byte. Timer1 is used as a free running timer, with each "new" compare value being an offset added to the present CCP compare latch value. The data is transmitted every 600 μs. Each data bit has a sync pulse (High level) of 8.8 μs. Then the data is transmitted as a low pulse. The time duration of the low pulse determines the value of the data bit. A '0' bit is low for 18.8 us while a '1' bit is low for 37.6 µs. After the last data bit has been transmitted, another sync pulse is transmitted and the output remains low (idle time) until the  $600 \mu s$  data period has completed. An example of the pulse train for the a data byte of CAh is shown in Figure 4, and has an idle time of 224 us. These pulse times are based off the device operational frequency. The program header file, COMP.H, calculates the values to loaded into the compare registers from the specified Device\_freq. The data to be transmitted is read from PORTB, during the idle time. By setting the conditional assemble flagPICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY\_Px). This allows the software to be verified without the use of hardware and external stimulus.

FIGURE 4: TRANSMIT PULSE TRAIN (DATA = 0X0CA)




#### **Capture Mode**

In capture mode, the 16-bit value of Timer1 is latched into the CCPRxH:CCPRxL registers, when the S/W configured event occurs on the CCPx pin. The events that can cause a capture are:

- Every falling edge
- · Every rising edge
- Every 4th rising edge
- · Every 16th rising edge

The CCPxM<3:0> control bits, in register CCPxCON, configures the operation of the CCP module. The capture function works regardless of the data direction of the CCPx pin (input or output). With the CCPx pin is configured as an output, a write to the CCPx pin (in PORTC) will cause a capture when the capture requirement is met.

FIGURE 5: CAPTURE MODE BLOCK DIAGRAM




The changing of the capture mode, via the CCPxM<3:0> bits, may cause the CCPxIF bit to be set. This "false" interrupt should be cleared (ignored) after changing between capture modes. The CCP prescaler is only cleared by configuring the CCP module into the OFF state (CCPxM<3:0> = 0h). Figure 5 shows the block diagram of the CCP module in Capture mode. The utilization of the CCP module in capture mode is similar to the PIC17C42's capture. Additional concepts of capture operation can be found in Application Note AN545.

Appendix C is a program which implements a 16-bit capture from a free running timer (TMR1). The capture event is configured as each rising edge. The 16-bit capture value is the "new" 16-bit capture value minus the "old" 16-bit capture value. If the time between captures is greater than 2 <sup>16</sup> Timer1 increments, an invalid result will occur. This invalid result is not indicated by the software. After the capture period result is calculated, the "new" capture value is loaded into the "old" register.

The waveform that is captured is generated from a second CCP module in compare mode. The value that is loaded in to the CCPR2H:CCPR2L is read from the PORTB and PORTD registers. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY\_Px). This allows the software to be verified without the use of hardware and external stimulus. Figure 6 shows an input into the CCPx pin, and the capture measurement points.

FIGURE 6: EXAMPLE CAPTURE WAVE FORM



#### INTERACTION OF CCP MODULES

Due to the modularity of the PIC16CXX peripherals, future devices with two or more CCP modules on a device are possible. Each CCP module operates independently from the others, though their interaction with the timer resources must be taken into account.

When two or more CCP modules exist on a device, there can be an interaction between the CCP modules. This interaction is shown in Table 3. These interactions do NOT include any interaction (S/W) caused by the main program nor the interrupt service routines of the CCP sources

#### **Interaction of Two Capture Modes**

When two CCP modules are in a Capture mode, Timer1 is the timebase for both captures. This means that they will have the same capture resolution, as determined by the TMR1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the device.

## Interaction of One Capture Mode and One Compare Mode

When one CCP module is in a Capture mode and a second CCP module is in Compare mode, Timer1 is the timebase for both the captures and the compare. This means that the capture and the compare will have the same resolution, as determined by the TMR1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T10SO/T1CKI pin), but must be synchronized to the processor clock. Also, care must be taken in that the compare can be configured to clear TMR1 (when in special Trigger mode). Care must be taken in system design to ensure that this clearing of the TMR1 does not have any negative impact on the capture function.

#### **Interaction of Two Compare Modes**

When two CCP modules are in a Compare mode, Timer1 is the timebase for both compares. This means that they will have the same compare resolution, as determined by the TMR1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Since the compare modules can be configured to clear TMR1 (when in special Trigger mode), care must be taken in system design to ensure that this clearing of the TMR1 does not have any negative impact on the compare function. If both compares are configured with a special trigger, which clears the TMR1, then the compare register that is closest to (but greater than) the TMR1 value is the compare value that will reset TMR1. Example 1 shows a possible case.

TABLE 3: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 timebase.
Capture	Compare	The compare could be configured for trigger special event, which clears TMR1.
Compare	Compare	The compare(s) could be configured for trigger special event, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

#### **EXAMPLE 1:**

ACTION	TIMER 1 STATE	COMMENT
CCPR1H:CCPR1L = 0x0465	0x????	
CCP1CON = 0x?B	0x????	CCP1 in Compare - Special
:		Trigger Mode
:	0x0232	
:		
CCPR2H:CCPR2L = 0x0165	0x0333	
CCP2CON = 0x?B	0x0334	CCP2 in Compare - Special
:		Trigger Mode
	0x0465	CCP1 resets TMR1 and CCP1 -
	0x0000	Special Trigger function occurs
:		
	0x0165	CCP2 resets TMR1 and CCP2 -
	0x0000	Special Trigger function occurs
:		
	0x0165	CCP2 resets TMR1 and CCP2 -
	0x0000	Special Trigger function occurs
:		

#### **Interaction of Two PWM Modes**

When two CCP modules are in a PWM mode, Timer2 is the timebase for both PWM outputs. This means that they will have the same PWM frequency and update rates, as determined by the TMR2 prescaler and frequency of the device. The resolution of the two PWMs may be different, since each CCP module has its own CCPxX:CCPxY bits for high resolution mode. These bits are found in the CCPxCON<5:4> register.

#### **CONCLUSION**

The Capture / Compare / PWM modules offer enormous flexibility in the use of the device timer resources. As with all resources, care must be taken to ensure that no adverse system complications can occur with the interaction between multiple CCP modules. The programs for simple operation of the various CCP modes should be a good foundation for modifications to suite your particular needs.

Written by: Mark Palmer - Sr. Application Engineer Logic Products Division

### APPENDIX A: PWM\_1.LST

MPASM 01.01 Released		PWM_1.ASM 7-13-1994 14:26:3	3-1994	14:26:3	PAGE 1
LOC OBJECT CODE	LINE	SOURCE TEXT			
	0001	LIST	Д	= 16C74, F =	INHX8M, n = 66
	0003		****	*****	*************************
	0004				
	0000		am outr	This program outputs a PWM signal	gnal on the CCP1 pin. The duty cycle and period
	0000		a I I I	read every time = PORTB	OF THE FWM IS LEAGH EVELY CINE INTO OVERLIDOMS.  PERIOD = PORTB
	0008			= PORTD and PORTE<1:0>	TE<1:0>
	6000				
	0010	; The	0	of TMR2 is sele	
	0011	; KAI:KAU		Prescaler multiplies TCyC	ıpıles Icyc by
	0013		1 4		
	0014	× × ×	16		
	0015				
	0016				
	0017		ram = F	I.A	
	0018	.,	Revision Date:	te: 7-13-94	4
	0019				
	0020		****	******	***************************************
	0021				
	0000				
	0023	; HARDWARE	Δ,		
	0024				Prescaler to TMR2, read only after reset
	0025		1		PWM
	0026			Duty	high of PWM (8-bits)
	0027	; PORTE<1:0>	- <0:	Duty	Cycle low of PWM (2-bits)
	0028				
			GULLIDIA	74 202 750	
	0247				
	0030				
	0031		INCLUDE	<pwm.h></pwm.h>	
	0047				
	0031				
	0032				
0001	0033	PICMaster	EQU	TRUE	; A Debugging Flag
TOOO	1000	Debug	יי פי		Debugging
0001	0035	Debug_PU	EQU	TRUE	; A Debugging Flag
	0037				
	0038		ess. De	; Reset address. Determine type of RESET	of RESET

; RESET vector location	; Bank 1	; Power-up reset?	; Yes	; NO, a WDT or MCLR reset	This is the Periperal Interrupt routine. Need to determine the type	of interrupt that occurred. The following interrupts are enabled:			; Interrupt vector location		; Bank 0	; TMR1 Overflow Interrupt occured?	; YES, Service the TMR1 Interrupt	; NO, Error Condition - Unknown Interrupt	; Toggle a PORT pin			; NO, Error Condition - Unknown Interrupt	; Toggle a PORT pin					; Clear Il Overflow Interrupt Flag		•				•				•				•				; Bank 1		; Bank 0
V HESIER	STATUS, RPO	PCON, POR	START	OTHER_RESET	peral Interrupt ro	coccurred. The fo	occured		ISR_V		STATUS, RPO	PIR1, TMR11F	TIOVFL		PORTA, 2	PORTA, 2	ERROR1			PORTA, 3	ERROR 2			PIR1, TMR11F	cer )	DUMMY_PD, W		PORTD, W		DC_HI	_	DUMMY_PE, W		PORTE, W		DC_LO	cer )	DUMMY_PB, W		PORTB, W		STATUS, RPO	T2_PERIOD	STATUS, RPO
ord RES	BSF	BTFSC	GOTO	GOTO	is the Peri	terrupt that	CCP Capture Occured		-jg	^_	BCF	BIFSC	GOTO		BSF	BCF	GOTO		BSF	BCF	GOTO			BCF	if (PICMaster	MOVF	else	MOVF	endif	MOVWF	if (PICMaster	MOVF	else	MOVF	endif	MOVWF	if (PICMaster	MOVF	else	MOVF	endif	BSF	MOVWF	BCF
0039 ;	0041 RESET	0042	0043	0044	 ٠.	٠.	0048; 1.	0049 ;	0051	0052 PER_INT_V	0053	0054	0055	0056 ERROR1	0057	0058	0059	0061 ERROR2	0062	0063	0064	2900	0066 T10VFL	2900	8900	6900	0000	0071	0072	0073	0074	0075	9200	7700	0078	6200	0800	0081	0082	0083	0084	0085	9800	0087
	0000 1683	0001 188E		0003 2850							0004 1283	0005 180C	0006 280D		0007 1505	0008 1105	0009 2807		000A 1585	000B 1185	000C 280A			000D 100C		000E 0853				000F 00DS		0010 0854				0011 00D6		0012 0851					0014 00A0	0015 1283

	; Read present TMR2 register value	; How close is the timer to rolling over	; Does this make it zero?	; If Z is set, near rollover	; loop until rolled over	; else losd the duty cycle values	; Load DC high		; Set the DC low bits					; Clear the TRM2 = PR2 flag			; LOOP waiting for $TRM2 = PR2$	; Need to wait until TMR2 = PR2 so that	; Duty Cycle is latched	; Bank 1	; Load TMR2 period with minimum value Fh			; Determine if period needs to be greater		; NO, Period is the minimum		; Yes, calculate additional offset		; ADD Period offset			; Return / Enable Global Interrupts		********************************	Start program here, Power-On Reset occurred.	******************		; POWER_ON Reset (Beginning of program)	; Bank 0				; A Master Clear Reset
	TMR2, W	PR2, W	0×0F	STATUS, Z	WAIT_DC	DC_HI, W	CCPR1L	0×0F	CCP1CON, F	DC_LO, 1	CCP1CON, CCP1X	DC_LO, 0	CCP1CON, CCP1Y	PIR1, TMR2IF			PIR1, TMR2IF	WAIT_PR		STATUS, RPO	0×0F	PR2	0xF0	T2_PERIOD, W	STATUS, Z	NO_OFFSET		0×0F	T2_PERIOD, W	PR2, F		STATUS, RPO			***********	program here, Powe	***********			STATUS, RPO	TMR1H	TMR1L		
	MOVF	SUBWF	ANDLW	BIFSC	GOTO	MOVF	MOVWF	MOVLW	ANDWF	BTFSC	BSF	BTFSC	BSF	BCF			BTFSS	GOTO		BSF	MOVLW	MOVWF	MOVLW	ANDWF	BTFSC	GOTO		MOVLW	SUBWF	ADDWF		BCF	RETFIE		****	Start 1	******			BCF	CLRF	CLRF		_
0088 ; 0089 WAIT_DC	0600	0091	0092	0093	0094	0095	9600	0097	8600	6600	0100	0101	0102	0103	0104 ;	0105 WAIT_PR	0106	0107	0108	0109	0110	0111	0112	0113	0114	0115	0116 PR_OFFSET	0117	0118	0119	0121 NO_OFFSET	0122	0123	0124 ;				0130 ;	0131 START	0132	0133	0134	0135 ;	0136 MCLR_RESET
	0016 0811	0017 0212		0019 1903			001C 0095	001D 300F	001E 0597	001F 18D6	0020 1697	0021 1856	0022 1617	0023 108C			0024 1C8C	0025 2824		0026 1683	0027 300F	0028 0092	0029 30F0	002A 0520	002B 1903	002C 2830		002D 300F		002F 0792			0031 0009									0034 018E		

STATUS ; Do initialization (Bank 0) INICON	FIAL STATUS, RPO ; Bank 1 Ox80 ;	OPTION_R ; Disable all peripheral interrupts	OXFF ; contact of the	W DTO		S, RPO ;	PORTA ; ALL PORT output should output Low.	PORTB	PORTC	PORTD	PORTE		STATUS, RPO ; Select Bank 1		.'	.'	. '	••	SE ; RE Port are	PR2 ; Default PWM period	E ; Enable TMR1	STATUS, RPO ; Select Bank 0		••	CCP1CON ; PWM output mode		Special Function Registers (SFR) interrupts	· faid	TILION :	NODCH.		DUMMY PA. 0 ;		PORTA, 0 ;		T2CON, 0 ;			DUMMY_PA, 1 ;		
CLRF S CLRF I		MOVWF O	MOVLW 0								CLRF			_		r_				MOVWF	щ	BCFS			MOVWF		Initialize the Spec	100			ste	BTFSC		BTFSC		BSF		if (PICMaster )	BIFSC	else	
0137	0153 0140 0141	0142	0144	0146 ;	0147 ;	0148	0149	0120	0151	0152	0153	0154 ;	0155	0156	0157	0158	0159	0160	0161	0162	0163	0164	0165 ;	0166	0167	٠.	0169 ; 1		0172	0173	0174	0175	0176	0177	0178	0179	0180 ;	0181	0182	0183	
0035 0183 0036 018B		003A 0081 003B 018C	003C 30FF								0043 0189									004B 0092		004D 1283			004F 0097			2010				0053 1850				0054 1412			0055 18D0		


```
memory blocks unused.
                                                                                                                 MEMORY USAGE MAP ('X' = Used,
                                                                                                                                                   17
          170B
178B
1410
1512
                          285B
                                      005C 1E03
005D 2807
                                                                  0000
                                               2832
                                                                                                                                          All other
    056 1492
                                                                                                                                                   Errors
Warnings
                                                                                  07FF 2807
                                                                                                                       0000 :
          0057
0058
0059
005A
                                                                                                                                0780
07C0
                                               005E
```

# **Using the CCP Modules**

### **APPENDIX A2: PWM.H**

```
nolist
  This is the custom Header File for the real time clock application note
      PROGRAM:
                       CLOCK.H
       Revision:
                       7-13-94
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of {\tt Dev\_Freq} must be changed to
; reflect the frequency that the device actually operates at.
                       EOU
                                      D'10000000'
Dev Freq
                                                                      ; Device Frequency is 4 MHz
                      (( Dev_Freq / D'4000' ) * D'188' / D'10000' )
PULSE_TIME
            EQU
                               (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1 (HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
DB_HI_BYTE
                       EOU
LCD INIT DELAY EOU
                       EOU
                                                                              ; RAM Location
INNER_CNTR
                                       40
OUTER_CNTR
                       EQU
                                       41
                                                                              ; RAM Location
                                                                       ; The RC0 / TlOSO / TlCKI
T10S0
                       EQU
                                       0
RESET V
                       EOU
                                       0x0000
                                                              ; Address of RESET Vector
                                       0x0004
TSR V
                       EOU
                                                              ; Address of Interrupt Vector
PMEM_END
                                       0x07FF
                                                              ; Last address in Program Memory
                       EOU
TABLE_ADDR
                                       0x0400
                                                               ; Address where to start Tables
                       EQU
COUNTER
                        0x021
                EOU
XMIT_DATA
                EOU
                         0x30
DATA_CNT
                EQU
                         0x31
ONES_CNT
                EOU
                         0x32
CCP1_INT_CNT
                         0x33
                EOU
CCPREG_HI
                EQU
                         0x40
CCPREG_LO
                EQU
DUMMY_PA
                EQU
                         0x50
DUMMY_PB
                         0x51
                EQU
DUMMY_PC
                EQU
                         0x52
DUMMY_PD
DUMMY_PE
                EQU
                         0x54
                EQU
DC_LO
                         0x56
T2_PERIOD
       list
```

### APPENDIX B: COMP\_1.LST



; Bank 1 ; Power-up reset? ; YES ; NO, a WDT or MCLR reset	routine. Need to determine the type following interrupts are enabled:	; Interrupt vector location	; Turn on strobe	; Bank 0	; Compare Interrupt occured?	, iss, service the imax interrupt ; NO, Error Condition - Unknown Interrupt	; Toggle a PORT pin			MO Town Condition of The Court	NO, ELLOI COMULLION	; Toggle a PORT pin			**************************************			t be updated. This is done with	a 16-bit add. Also after the 1st CCP1 match (CCP1 pin goes high)	low. Depending on the value of the data bit	determines the value add to the CCPRIH:CCPRIL register pair.		After the data has been transmitted, the pin will have a sync pulse and		,*************************************			; Clear CCP1 Interrupt Flag		: 0			; Decrement the Count of data bits
STATUS, RPO PCON, POR START OTHER_RESET	eral Interrupt occurred. The	Δ, (	PORTA, 0	STATUS, RPO	PIR1, CCP1IF		PORTA, 2	PORTA, 2	ERRORI			PORTA, 3	_		**********	upt.	ot cleared on	ister pair must	o after the ls	11 force it lov	lue add to the		s been transmi	or 300 us.	**********			PIR1, CCP11F	CCP1_INT_CNT	CCP1_INT_CNT,	SYNC_PULSE		DATA_CNT
RESET BSF BIFSC GOTO GOTO	ne Pe upt t Capt	org ISR_V PER_INT_V if ( Debug )	bsf	BCF	BIFSC	ERROR1	BSF	BCF	GOTO	;		HOUT FLOT	DEOE		************	In the CCP interrupt.	Since timer1 is n	CCPR1H:CCPR1L register pair must be updated.	a 16-bit add. Als	the next match will force it	determines the va		After the data ha	; then remain low for 300 us.	***********		CCP1_INT	BCF	INCF	BIFSS	COLOD	DATA_PULSE	DECF
0039 R. 0040 0041 0042	0044 ; 0045 ; 0046 ;	0049 0050 P 0051	0052	0.054	0055		0.058	0029	0900	0061 ;		0063	0004	9900		: 6900	0000	0071;	0072;	0073;	0074;	0075;		, 7700	0078;	: 6200		0082	0083	0084	0.085		0.087
0000 1683 0001 188E 0002 287C 0003 28BA			0004 1405	0005 1283	0006 190C				000A 2808		1	000B 1585	0000 1183	1															000F 0AB3	0010 1C33	0011 2833		0012 03B1

STATUS, Z ; Have we transmitted all the Data Bits? PERIOD_DELTA ; YES, Delay to 300 us  KMIT_DATA, F ; NO, get next bit to transmit  STATUS, C ; Is the bit to transmit a '1'?  NNE_DATA ; YES, Stay low for 17.6 us	LOW ( T_ZERO_BIT ) ; NO, Stay low for 8.8 us CCPRIL, F ; Update Compare register pair latch STATUS, C ; CCPRIH, F ; CHGH (T_ZERO_BIT ) ; CHGH (T_ZERO_BIT ) ; CRILLIF F ;	<pre>LOW ( T_ONE_BIT )</pre>		OMES_CNT, W  COL, F  CEC, F  CERO_1  C
BDTESC STATUS, Z GOTO PERIOD_DELT RLF XMIT_DATA, BTFSC STATUS, C GOTO ONE_DATA	MOVLW LOW ( T_Z) ADDWF CCPRIL, F BTFSC STATUS, C INCF CCPRIH, F MOVLW HIGH (T_Z) ADDWF CCPRIH, F GOTO RET_FIE	MOVLW LOW (T_OR ADDWF CCPR1L, F BTFSC STATUS, C INCF CCPR1H, F MOVLW HIGH (T_C ADDWF CCPR1H, F ADDWF CCPR1H, F		MOVE ONES_CNT, ADDWF ONES_CNT, ADDWF PCL, F GGTO ZERO_1 GGTO ONE_1 GGTO TWO_1 GGTO FURE_1 GGTO FURE_1 GGTO SIX_1 GGTO FURE_1 GGTO FURE_1 MOVIW LOW ( PULS MOVIW LOW ( PULS ADDWF CCPRIL, F MOVIW HIGH ( PULS ADDWF CCPRIL, F MOVIW HIGH ( PULS
0088 0089 0090 0091 0092 0092 0093 0093 0093	A ERG	ONE_DAIA	; PERIOD_DELTA	0113 0114 0115 0116 0117 0120 0121 0122 0123 0124 0127 0128 0129 0139 0131 0131
0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F	0018 302F 0019 0795 001A 1803 001B 0A96 001D 0796 001E 287A	001F 305E 0020 0795 0021 1803 0022 0A96 0023 3000 0024 0796		0027 0832 0028 390F 0028 293B 0028 2842 002C 2849 002E 285F 003E 285F 003I 2865 003I 2865 003I 2865 003I 2865 003I 2865 003I 2865 003I 2865 003I 2865 003I 2865 003I 2865

. Update Compare register pair latch	; Update Compare register pair latch	. Update Compare register pair latch	. Update Compare register pair latch	; Update Compare register pair latch	; Update Compare register pair latch ;
LOW ( ZERO_LS ) CCPRIL, F STATUS, C CCPRIH, F HIGH ( ZERO IS )	CCPRIH, F RET_FIE LOW ( ONE_1S ) CCPRIL, F CCPRIL, F HIGH ( ONE_1S ) CCPRIH, F	RET_FIE LOW ( TWO_IS ) CCPRIL, F STATUS, C CCPRIH, F HIGH ( TWO_IS )	CCPRIH, F RET_FIE LOW ( THREE_IS ) ; CCPRIL, F STATUS, C CCPRIH, F HIGH ( THREE_IS ) ; CCPRIH, F	RET_FIE  LOW ( FOUR_LS )  CCPRLL, F  STAUS, C  CCPRLH, F  HIGH ( FOUR_LS )	CCPRIH, F RET_FIE LOW ( FIVE_LS ) CCPRIL, F
0136 ZERO_1 MOVLW 0137 ADDWF 0138 ADDWF 0139 INCF 0140 INCF 0141 MOVLW	; onE_1	, IWO_1	0160 ADDWF 0161 GOTO 0162 ; 0163 THREE_1 MOVLW 0165 ADDWF 0166 BTFSC 0167 ADDWF 0169 ADDWF 0169 ADDWF 0160	, FOUR_1	0178 ADDWF 0179 GOTO 0180 ; 0181 FIVE_1 MOVLW 0183 ADDWF
003B 30EC 003C 0795 003D 1803 003F 0A996 003F 3002			004E 0796 004F 287A 0050 305F 0051 0795 0052 1803 0054 3002 0055 0796		005C 0796 005D 287A 005E 3001 005F 0795

1S );  1 Update Compare register pair latch  1S );  1S );	<u> </u>	) Update Compare register pair ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	BCF   CCFICON, U	; Bank 0; ; A Master Clear Reset
STATUS, C CCPRIH, F HIGH (FIVE_1S CCPRIH, F RET_FIE LOW (SIX_1S; CCPRIL, F STATUS, C CCRRIH, F HIGH (SIX_1S CCPRIH, F HIGH (SIX_1S	LOW ( SEVEN_1S CCPRLL, F STATUS, C CCPRLH, F HIGH ( SEVEN_1S CCPRLH, F RET_FIE	U	CCPICON, U	STATUS, RPO TWR1H TWR1L
BIFSC INCF MOVLW ADDWF GOTO MOVLW ADDWF BIFSC INCF MOVLW ADDWF GOTO	MOVLW ADDWF BIFSC INCF MOVLW ADDWF GOTO	MOVLW ADDWF BTFSC INCF MOVLW ADDWF GOTO	BCF. RETFIE  ** Start Start ** **	BCF CLRF CLRF
0184 0185 0186 0187 0189; 0190 0191 0192 0194 0195 0196 0196 0199 ;	0200 0201 0202 0204 0205 0205 0207 ; 0208 EIGHT_1	0209 0210 0211 0213 0214 0215 0217 RET_FIE	0.218 0.220 ; 0.222 ; 0.224 ;***********************************	
0060 1803 0061 0A96 0062 3002 0063 0796 0064 287A 0065 30D2 0066 0795 0069 3001 0068 0A96 0069 3001		0073 3074 0074 0795 0075 0896 0077 3001 0078 0796 0079 287A	007B 0009	007C 1283 007D 018F 007E 018E

; Bank 0 ; Do initialization (Bank 0)	<pre>// Bank 1 // Disable PORTB weak pull-ups // // Part</pre>	<pre>; Disable all peripheral interrupts ; ; port A is Digital.</pre>	0			; Timer 1 is NOT incrementing	; Select Bank 1 : Pak - 0 cutmute		Port are	; RC Port are outputs ; RD Port are outputs	Port are		; Select Bank 0		Special Function Registers (SFR) interrupts		; Timer mode	; Enable Peripheral Interrupts	; Enable all Interrupts	s and then turn timerl on.							
STATUS, RP0 STATUS INTCON	STATUS, RPO 0x80 OPTION R	DIE1 OXFF ADCON1	STATUS, RPO		PORTC PORTD	PORTE T1CON, TMR1ON	STATUS, RP0	OXFF	TRISB	TRISC		PIE1, CCP1IE	STATUS, RPO		vecial Function	PIR1	TICON		INTCON, GIE	compare latches	NOT TWE TON	CCPREG HI	TWR1H	CCPREG_LO	TMR1L	TMR1L STATIS	
BCF CLRF CLRF	BSF MOVLW MOVIWF	CLRF MOVLW MOVWF	H Og	CLRF	CLRF	CLRF BCF	BSF	MOVLW	MOVWE	CLRF	CLRF	BSF	BCF		Initialize the Sp	CLRF	CLRF	BSF	BSF	Set-up timer and	ב	MOVLW	MOVWF	MOVLW	MOVWE	DECF	)
0233 0234 0235 0235	0237	0240 0240 0241 0242	0243 ; 0244 ; 0245	0246	0248	0250 0251 0252 ;	0253	0255	0256	0257	0259	0260	0261	0264 ; 0265 ;	0266 ;	0268	0269	0270	0271	0273 ;	0274	0276	0277	0278	0279	0280	h 0 0 0
007F 1283 0080 0183 0081 018B 0082 018C						008E 0189 008F 1010	0090 1683			0094 0187 0095 0188			0098 1283				009A 0190		009C 178B		0101 0000	009E 3041				00A2 038E	

; ; On match CCPl = H level ; ; 8-bits to transfer ; Result after xmit holds the number of 1's in a byte ; No CCPl transmit interrups yet ; Iurn ON timerl	This code segment is an infinite loop that will always transmit the data contained in the XMIT_DATA register. After each byte is transmitted a new byte is read. If using PICMASTER (in stand alone mode), this is read from a register that is updated after a break (at NOP). If in a system, PORTB is read. All other variables are reinitalized after each byte.	; Is DATA_CNT = 0 ? ; NO, must wait until YES	; Turn off strobe ; ; ;	New data to transmit	Here is where you do things depending on the type of RESET (Not a Power-On Reset).  THER RESET BIFSS STATUS, TO ; WDT Time-out?  OT_TIMEOUT GOTO ERROR1 ; YES, This is error condition  if ( Debug_DU ) ; MCLR reset, Goto START  goto START ; MCLR reset, Goto START
TMR1H 0x08 CCPLCON 0x09 DATA_CNT ONES_CNT 0XFF CCPL_INT_CNT TICON, TMRION	This code segment is an infinite contained in the XMIT_DATA regist byte is read. If using PICMASTER a register that is updated after is read. All other variables are XT_BYTE	DATA_CNT, w STATUS, Z WAIT	PORTA, 0 ster ) DUMMY_PB, W PORTB, W	XMIT_DATA OXFF CCP1_INT_CNT OX09 DATA_CNT ONES_CNT NEXT_BYTE	n do things dep STATUS, TO ERROR1 PU ) START
DECF MOVLW MOVWF MOVWF CLRF MOVLW MOVWF BSF	code segment ined in the is read. If ister that i ad. All othe	MOVF BTFSS GOTO NOP if ( Debug	bcf PORT endif if (PICMaster ) MOVF DUMM else MOVF PORT endif	MOVWF MOVLW MOVLW MOVWF CLRF GOTO	is where you do a SEST BTFS STA GOTO EDUT GOTO ETA GOTO ETA GOTO ETA GOTO ETAR.
0282 0283 0284 0285 0287 0289 0290	0292; 0293; This co 0294; contain 0295; byte ais 0296; a regis 0297; is read 0298; 0298;	0301 WAIT 0302 0303 0304 0305	0306 0307 0308 0309 0311 0311 0313	0314 0315 0316 0317 0318 0320 0320	· · · O 🗵
00A4 038F 00A5 3008 00A6 0097 00A7 3009 00A8 00B1 00A3 01B2 00AB 00B3		00AD 0831 00AE 1D03 00AF 28AD 00B0 0000	00B1 1005 00B2 0840	00B3 00B0 00B4 30FF 00B5 00B3 00B6 3009 00B7 00B1 00B8 01B2 00B9 28AD	00BA 1E03 00BB 2808 00BC 287C

### APPENDIX B2: COMP.H

```
) * (D'6000' - (D'16' * D'188'))) / D'10000')

) * (D'6000' - (3 * D'188' + D'14' * D'188')) / D'10000')

) * (D'6000' - (6 * D'188' + D'12' * D'188')) / D'10000')

) * (D'6000' - (D'9' * D'188' + B'10' * D'188')) / D'10000')

) * (D'6000' - (D'12' * D'188' + 6 * D'188')) / D'10000')

) * (D'6000' - (D'18' * D'188' + 4 * D'188')) / D'10000')

) * (D'6000' - (D'18' * D'188' + 2 * D'188')) / D'10000')

) * (D'6000' - (D'24' * D'188') / D'10000')
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Last address in Program Memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Address where to start Tables
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Address of Interrupt Vector
                                                                                                                                                                                                                                                                                                                                                                   (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
(HIGH ((( Dev_Freq / 4 ) * D'46' / D'1000' ) / 3 ) ) + 1
40 ; RAM Location
41
                                                             ******************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Address of RESET Vector
                                                                                                                                                                                                                                                                                                                                                                                                                                                 RCO / TIOSO / TICKI
                                                                                                                                      Device Frequency is
 time clock application
                                                                                                                                                   ( Dev_Freq / D'4000 ) * D'188 / D'10000 ( Dev_Freq / D'4000 ) * D'188 / D'10000 ) Dev_Freq / D'4000 ) * D'376 / D'10000 )
                                                                           This is used for the ASSEMBLER to recalculate certain frequency dependant variables. The value of Dev_Freq must be changed to
                                                                                                         reflect the frequency that the device actually operates at.
                                                                                                                                                                                                                                                                                                                                                                                                                                                  The
Header File for the real
                                                                                                                                                                                                               D'4000')
D'4000')
D'4000')
D'4000')
                                                                                                                                                                                                                                                                                          D'4000')
D'4000')
D'4000')
                                                                                                                                                                                                                                                            Dev_Freq /
Dev_Freq /
Dev_Freq /
Dev_Freq /
                                                                                                                                                                                                                  Dev_Freq ,
Dev_Freq ,
                                                                                                                                                                                                                                              Dev_Freq
                                                                                                                                      D'10000000'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0×000×0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 \times 0004
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0×07FF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 \times 0400
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 \times 021
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0x32
0x33
0x40
0x41
This is the custom
                                                                                                                                      EQU
EQU
EQU
EQU
                                                                                                                                                                                                                  E SU
                                                                                                                                                                                                                                                                                                                                                                       EQU
EQU
EQU
EQU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             EQU
EQU
EQU
EQU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      EQU
EQU
EQU
EQU
EQU
EQU
EQU
                                                                                                                                                                                                                                                                                                                                                                                                                                               EQU
                               Revision:
                                                                                                                                                                                                                                                                                                                                                                                     LCD_INIT_DELAY
INNER_CNTR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ONES_CNT
CCP1_INT_CNT
DUMMY_PB
CCPREG_HI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               list
                                                                                                                                                      PULSE_TIME
T_ZERO_BIT
                                                                                                                                                                                                                                                                                                                                                                       DB_HI_BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                   OUTER_CNTR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            TABLE_ADDR
                                                                                                                                                                                    T_ONE_BIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      XMIT_DATA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                CCPREG_LO
                                                                                                                                                                                                                                                                                                                         SEVEN_1S
EIGHT_1S
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ISR_V
PMEM_END
                                                                                                                                      Dev_Freq
                                                                                                                                                                                                               ZERO_1S
ONE_1S
TWO_1S
                                                                                                                                                                                                                                                              THREE_1S
                                                                                                                                                                                                                                                                            FOUR_1S
FIVE_1S
SIX_1S
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      DATA_CNT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               RESET_V
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          COUNTER
                                                                                                                                                                                                                                                                                                                                                                                                                                               Tloso
```

# **Using the CCP Modules**

APPENDIX C: CAPT\_2.LST

CAPT_2.ASM 7-19-1994 10:54:15 PAGE 1	SOURCE TEXT	LIST P = $16C74$ , F = $1NHX8M$ , n = $66$	***************************************		: This program implements a real time clock using the TMR1 module of the PIC16Cxx family.		7	Revision Date: 7-19-94	************************			HARDWARE SETUP			Captr	CCP2 -> CCP1			INCLUDE <c' 4_reg.h=""></c'>		יא וחתאייר מרדודואיד				PICMaster EQU TRUE ; A Debugging Flag	TRUE ; A Debugging	Debug_PU EQU TRUE ; A Debugging Flag			Reset address. Determine type of RESET		org RESET_V ; RESET	STATUS, RPO ;	PCON, POR ;	GOTO START ; YES	GOTO OTHER_RESET ; NO, a WDT or MCLR reset		: This is the Periperal Interrupt routine. Need to determine the type : of interrupt that occurred. The following interrupts are enabled:
CAPT_2	LINE SOURCE	0001	0002 ; 0003 ;**;	•-	0005 ; TP 00006 ; PJ	•-	: 8000	: 6000		0012 ;	0013;	٠.	0015 ;	0016;	0017 ;	0018 ;	0019 ;	0020	0021	0249	0022	0000	0023 ;	0024 ;		0026 Debu		0028;	0029 ;	٠.	0031 ;			0034	0035	0036	٠.	0038 ; TF 0039 ; of
MPASM 01.01 Released	LOC OBJECT CODE	0	o Ó	0	0 0	0	0	0		0	0	0	0	0	0	0	0	0	0				ی د	0	0001 01		0001	0	0	0	0		1683	188E	282F	0003 2861 0	0	0 0

```
The Compare generates a Square wave based on the value on PORTB (in DUMMY_PB); and on PORTD (in DUMMY_PD). PORTB is loaded into low compare latch and PORTD; is loaded into the high compare latch. If the value of the ports is not changed, a capture overflow condition will occur when PORTD:PORTB > 7Fh. This overflow; is only indicated by the time between captures being much less then expected.
                                                                                                                                                                                                                            ; YES,
; NO, Error Condition - Unknown Interrupt
; Toggle a PORT pin
                                                                                                                                                                                                                                                                                                                                                        ; NO, Error Condition - Unknown Interrupt
; Toggle a PORT pin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Update Compare register pair latch
                                                                                                                                                                ; CCP2 Interrupt occured? (Compare); YES, Service the CCP2 Interrupt; NO, Timer I Overflow?
                                                                                                                            Interrupt occured? (Capture)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Compare match, CCP2 pin = H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    On Compare match, CCP2 pin = L
                                                                                                                                                 Service the CCP1 Interrupt
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Clear CCP2 Interrupt Flag
                                                               ; Interrupt vector location
                                                                                                                                                 YES,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  CCP2CON, 0
CCP2_INT_CNT, 0
                                                                                                                            PIR1, CCP11F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 CCP2_INT_CNT
                                                                                                                                                                    CCP2IF
                                                                                                                                                                                                           TMR1 IF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PIR2, CCP2IF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       DUMMY_PB, W
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          DUMMY_PD, W
                                                                                                        STATUS, RPO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             CCP2CON, 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CCPR2L, F
STATUS, C
CCPR2H, F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             CCPR2H, F
                                                                                                                                                                                                                                                                                                                                                                            PORTD, 2
PORTD, 2
ERROR2
                                                                                                                                                                                                                                                                       PORTD, 1
PORTD, 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   PORTD, W
CCP1 Capture Occured CCP2 Compare Occured
                                                                                                                                             CAPTURE
                                                                                                                                                                                        COMPARE
                                                                                                                                                                                                                                                                                              PORTD,
ERROR1
                                                                                                                                                                                                                                TIOVFL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PORTB,
                                                                                                                                                                                                           PIR1,
                                                                                                                                                                      PIR2,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    if ( PICMaster )
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   if ( PICMaster )
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    endif
ADDWF
TFSC
                                                                                                      BTFSC
GOTO
BTFSC
GOTO
BTFSC
GOTO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ADDWF
INCF
BSF
BTFSS
                                                                                                                                                                                                                                                                                            BCF
                                                                                                                                                                                                                                                                                                                                                                                BSF
BCF
GOTO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                MOVF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   MOVF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         MOVF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   INCF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          MOVF
                                                                                                                                                                                                                                                                         BSF
                                              0044 Org

0045 PER_INT_V

0046 BF

0047 BF

0048 BF

0051 CF

0052 ERRORI

0053 ERRORI

0054 and on

0056 is a capt

0067 is on:

0068 is acapt

0067 is on:

0069 COMPARE

0070 COMPARE

0070 Org

0071 Org

0072 Org

0073 Org

0074 Org

0075 Org

0076 Org

0077 Org

0078 Org

0078 Org

0079 Org

0079 Org

0079 Org

0079 Org

0079 Org

0070 Org

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        endi f
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             else
   7.
                                                                                                      1283
190C
281D
180D
2811
180C
282D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  141D
1C33
101D
                                                                                                                                                                                                                                                                         1488
                                                                                                                                                                                                                                                                                            1088
280B
                                                                                                                                                                                                                                                                                                                                                                              1508
1108
280E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       079B
1803
0A9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0853
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           079C
0AB3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               0011 100D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       0012 0851
                                                                                                                                                                                                                                                                         0000B
0000C
000D
                                                                                                                                                                                                                                                                                                                                                                              000E
000F
0010
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0013
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0017
0018
0019
001A
                                                                                                      0004
0005
0006
0007
0008
0009
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0016
```

COMPARE ; Return / Enable Global Interrupts	; The result of the new capture minus the old capture is stored in the new capture; registers (CAPT_NEW_H:CAPT_NEW_L)		BCF PIR1, CCP11F ; Clear CCP1 Interrupt Flag	MOVF CCPR1L, W ; New capture value (low byte)	MOVWF CAPT_NEW_L ;		MOVWF CAPT_NEW_H ;		MOVF CAPT_OLD_L, W ;	SUBWF CAPT_NEW_L, F ; Subtract the low bytes of the 2 captures	STATUS, C ; Did a borrow occur?	DECF CAPT_NEW_H, F ; YES, Decrement old capture (high byte)	CAPT_OLD_H,	SUBWF CAPT_NEW_H, F ;	_OLD MOVF CCPR1L, W ; New capture value (low byte)	' CAPT_OLD_L ;	MOVF CCPR1H, W ; New capture value (high byte)	MOVWF CAPT_OLD_H ;		RETFIE				PIR1, TMR11F ; Clear T1	RETFIE ; Return / Enable Global Interrupts		在安徽水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水	** Start program here. Dower-On Reset occurred.	*****		T ; POWER_ON Reset (Beginning of program)	BCF STATUS, RPO ; Bank 0	CLRF TMR1H ;	CLRF TWR1L ;			STATUS, RPO ;	-		CLRF PIR1
END_COMPARE RET	; The result of registers (CA	CAPTURE	BCF	MOV	MOM	MOV	MOM		MOV	SUB	BTF	DEC	MOV		0109 LOAD_OLD MOV	MOV	MOV		END_CAPTURE	RET			0117 TIOVFL	BCF	RET.		************	**** @#C	*********		START	BCF	CLR	CLR		MCLR_RESET	BCF	CLR	CLR	CLR
	0092 0093 0093 0093		0097	8600	6600	0100	0101	0102	0103	0104	0105	0106	0107	0108	0109	0110	0111	0112		0114	0115	0116	0117	0118	0110	0 1 2 0				0125		0127	0128	0129	0130		0132	0133	0134	0135
001C 0009			001D 110C	001E 0815	001F 00C1	0020 0816	0021 0000		0022 0843	0023 0201		0025 0300			0028 0815		002A 0816	002B 00C2		002C 0009				002D 100C	002E 0009							002F 1283	0030 018F	0031 018E			0032 1283	0033 0183	0034 018B	0035 018C

0039 018C 0133	The LCD module does not like to work w/ weak pull-ups	; Disable all peripheral intermots	; Disable all peripheral interrupts		; Port A is Digital.			; Bank 0	; ALL PORT output should output Low.					; Timer 1 is NOT incrementing			; RA5 - 0 outputs		; RB7 - 0 inputs	; RC Port are outputs	; CCP1 is an INPUT	; RD Port are inputs	; RE Port are outputs	; Enable CCP1 Interrupt	; Enable CCP2 Interrupt	; Select Bank 0			Special Function Registers (SFR) interrupts				; Timer mode	; Enable Peripheral Interrupts	; Enable all Interrupts		and then turn timer1 on.		; Turn OFF timer1						; Update Compare register pair latch		
3000 0137 0081 018C 0139 0140 0140 0140 0141 0144 0144 0144 014	0000	THION THE	PIE2	0xFF	ADCON1			STATUS, RPO	PORTA	PORTB	PORTC	PORTD	PORTE			STATUS, RPO	TRISA	0xFF	TRISB	TRISC		TRISD	TRISE	PIE1, CCP1IE		STATUS, RPO			ecial Function Re		PIR1	PIR2	TICON		INTCON, GIE		compare latches		TICON, IMRION	ter )							
33000 0018C 0118C 0018C 009FF 009FF 0108 01185 01185 01187 01187 01187 01187 01187 01187 01189 0	MOVLW	MOVWF FR.T.	CLRF	MOVLW	MOVWF			BCF	CLRF	CLRF	CLRF	CLRF	CLRF	BCF		BSF	CLRF	MOVLW	MOVWF	CLRF	BSF	MOVWF	CLRF	BSF	BSF	BCF			Initialize the Sp		CLRF	CLRF	CLRF	BSF	BSF		Set-up timer and				MOVF	else	MOVF	endif	ADDWF	BIFSC	INCF
	0137	0130	0140	0141	0142	0143 ;	0144 ;	0145	0146	0147	0148	0149	0150	0151	0152 ;	0153	0154	0155	0156	0157	0158	0159	0160	0161	0162	0163	0164 ;	0165 ;	0166 ;	0167 ;	0168	0169	0170	0171	0172	0173 ;	0174 ;	0175 ;	0176	0177	0178	0179	0180	0181	0182	0183	0184
																																							154 1010		155 0851				156 079B	157 1803	158 0A9C

	•	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	יי סון וומרכזו ככונס – זו דמיים	; Capture on every rising edge		; Turn ON timer1				; Loop waiting for interrupts (for use with PICMASTER)			; Here is where you do things depending on the type of RESET (Not a Power-On Reset).		; WDT Time-out?	; YES, This is error condition		; MCLR reset, Goto START		; MCLR reset, Goto MCLR_RESET				; END lable for debug				; End of Program Memory	; If you get here your program was lost				
Master ) DUMMY_1	F PORTD, W	WF CCPR2H, F	_	_	WF CCP1CON	TICON, TMR10N				o lzz			you do things depend		BIFSS STAIUS, TO	GOTO ERROR1	if ( Debug_PU )	o START		O MCLR_RESET			ng )	NOP				PMEM_END	O ERROR1				
	0188 MOVF 0189 endif	O190 ADDWF			0194 MOVWF	0195 BSF	0196 ;	, 10197	0198 ;	0199 lzz goto	0200 ;	0201 ;		0203 ;	OTHER_RESET	0205 WDT_TIMEOUT G	0206 if ( De	0207 goto	0208 else		0210 endif	0211 ;	0212 if (Debug	0213 END_START N	0214 endif	0215 ;	0216 ;	org	0218 GOTO	0219	0220 end	0221	0222
0059 08D3		005A 079C	D600	3005	005E 0097	005F 1410 C	J	0	5	0060 2860	J	5	J	J	0061 1E03 C	0062 280B	5	0063 282F	J	J	0	J	J	0064 0000	5	9	5	5	07FF 280B	)	J	)	J

# **Using the CCP Modules**

### **APPENDIX C2: CAPT.H**

```
This is the custom Header File for the real time clock application note
                       CLOCK.H
       Revision:
                       7-19-94
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
                                       D'4000000'
                                                              ; Device Frequency is 4 MHz
                                       (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
(HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
DB_HI_BYTE
                       EQU
LCD_INIT_DELAY
INNER_CNTR
                       EQU
                                                              ; RAM Location
OUTER_CNTR
T10S0
                       EQU
                                                              ; The RCO / T1OSO / T1CKI
RESET_V
                       EQU
                                       0x0000
                                                              ; Address of RESET Vector
ISR_V
                       EQU
                                       0x0004
                                                              ; Address of Interrupt Vector
PMEM_END
                                       0 \times 0.7 FF
                                                              ; Last address in Program Memory
TABLE_ADDR
                                       0 \times 0400
                                                              ; Address where to start Tables
COUNTER
                       EQU
                                       0 \times 021
CCP2_INT_CNT
                       EQU
                                       0x33
; DUMMY_PD:DUMMY_PB contain the value to be loaded into the CCP2 compare registers
; (CCPR2H:CCPR2L)
DUMMY_PA
                       EOU
                                       0x50
DUMMY PB
                       EQU
                                       0x51
DUMMY_PC
                       EOU
                                       0x52
DUMMY PD
                       EQU
                                       0x53
DUMMY_PE
                                       0x54
; {\tt CAPT\_NEW\_H:CAPT\_NEW\_L} stores the NEW captured value and the result of the
; subtraction between this capture and the previous.
    CAPT_NEW_H:CAPT_NEW_L = CAPT_NEW_H:CAPT_NEW_L - CAPT_OLD_H:CAPT_OLD_L
; After all computations the new capture value is moved to the {\tt CAPT\_OLD\_H:CAPT\_OLD\_L}
; in preperation for the next capture value.
CAPT NEW H
                       EOU
                                       0 \times 040
                                                              ;
CAPT NEW L
                       EOU
                                       0 \times 0.41
CAPT OLD H
                                       0x042
                       EOU
CAPT OLD L
                       EOU
                                       0 \times 0.43
       list
```



# **AN587**

# Interfacing to an LCD Module

### INTRODUCTION

This application note interfaces a PIC16CXX device to the Hitachi LM032L LCD character display module. This module is a two line by twenty character display. LCD modules are useful for displaying text information from a system. In large volume applications, the use of custom LCD displays become economical. These routines should be a good starting point for users whose application implement a custom LCD. This source code should be compatible with the PIC16C5X devices, after modifications for the special function register initialization, but has not been verified on those devices.

### **OPERATION**

The Hitachi® LM032L LCD character display module can operate in one of two modes. The first (and default) mode is the 4-bit data interface mode. The second is the 8-bit data interface mode. When operating in 4-bit mode, two transfers per character / command are required. 8-bit mode, though easier to implement (less program memory) requires four additional I/O lines. The use of 8-bit mode is strictly a program memory size / I/O tradeoff. The three most common data interfaces from the microcontroller are:

- 1. An 8-bit interface.
- A 4-bit interface, with data transfers on the high nibble of the port.
- 3. A 4-bit interface, with data transfers on the low nibble of the port.

The LCD module also has three control Signal, Enable (E), Read / Write (R\_W), and Register Select (RS). These functions of these control signals are show in Table 1.

**TABLE 1: CONTROL SIGNAL FUNCTIONS** 

Control Signal	Function
E	Causes data / control state to be latched Rising Edge = Latches control state (RS and R_W)
RS	Falling Edge = Latches data  Register Select Control  0 = LCD in command mode  1 = LCD in data mode
R_W	Read / Write control 0 = LCD to read data 1 = LCD to write data

A single source file, with conditional assemble is used to generate these three options. This requires two flags. The flags and their results are shown in Table 2.

**TABLE 2: CONDITIONAL ASSEMBLY FLAGS** 

Fla	ags	
Four_bit	Data_HI	Result
1	0	4-bit mode. Data transferred on the low nibble of the port.
1	1	4-bit mode. Data transferred on the high nibble of the port.
0	X	8-bit mode.

Figure 1A through Figure 1C show the block diagrams for the three different data interfaces. The LCD\_CNTL and LCD\_DATA lines are user definable to their port

assignment. This is accomplished with EQUate statements in the source code. See Appendices B - D.

### FIGURE 1A: 8-BIT DATA INTERFACE




FIGURE 1B: 4-BIT MODE. DATA TRANSFERRED ON THE HIGH NIBBLE OF THE PORT





FIGURE 1C: 4-BIT MODE. DATA TRANSFERRED ON THE LOW NIBBLE OF THE PORT



LCD 's (drivers) are slow devices when compared to microcontrollers. Care must be taken from having communication occur to quickly. The timing requirements of the LM032L are shown in Appendix A. It is recommended that the complete specifications of the LM032L be acquired from Hitachi or an Hitachi distributor. The literature number is CE-E613Q and M24T013 for the display driver.


When the module powers up, the default data transfer mode is 8-bit. The initialization sequence only requires commands that are 4-bit in length. The last initialization command then needs to be sent to the display to specify the data transfer width (4- or 8-bit). Then a delay of

4.6 ms must be executed before the LCD module can be initialized. Some of the LCD module commands are:

- 1 or 2 lines of characters
- Display on /off
- · Clear display
- Increment / do not increment character address pointer after each character
- · Load character address pointer


The initialization flow for the module is shown in Figure 2.

### FIGURE 2: INITIALIZATION FLOW FOR LCD MODULE



After initialization, each character address is individually addressable. Figure 3 shows the structure of the command to specify the character address.

FIGURE 3: CHARACTER ADDRESS COMMAND FORMAT



The Hatachi Display Drive (HD44780A) has 80 bytes of RAM. The LM032L modules only use 40 bytes of the available RAM (2 x 20 characters). It is possible to use the remaining RAM locations for storage of other information.

Figure 4 shows the display data positions supported by the display driver as well as the characters actually displayed by the module (the shaded addresses).

The program example implemented here uses the auto character increment feature. This automatically increments the character address pointer after each character is written to the display.

### **CONCLUSION**


The Hitachi LM032L character display module is useful for the display of information. The selection of 4-bit or 8-bit data transfer mode is strictly a program memory size /I/O resource trade-off. The supplied code is easily used in one of three common data interfaces. The source is easily modifiable to the designers specific application needs. Other display modules / drivers maybe implemented with the appropriate modifications. Table 4 shows the resource requirements for the three subroutines SEND\_CHAR, SEND\_COMMAND, and BUSY\_CHECK in the various data interface modes.

**TABLE 4: RESOURCE REQUIREMENTS** 

	Program	Data	
Mode	Memory	Memory	Verified On
8-bit	32	3	PICDEM-2 *
4-bit, Data transferred on the high nibble of the port	53	3	PICDEM-2 *
4-bit, Data transferred on the high nibble of the port	53	3	Low Power Real Time Clock Board (AN582)

<sup>\*</sup> Jumper J6 must be removed.

### FIGURE 4: DISPLAY DRIVER (DD) RAM LOCATIONS




Written By: Mark Palmer - Sr. Application Engineer
Code By: Mark Palmer / Scott Fink Sr. Application Engineers

### **APPENDIX A: LM032L TIMING REQUIREMENTS**


### TIMING CHARACTERISTICS

Parm #	Symbol	Characterisitics	Min.	Тур.	Max.	Unit
1	tcyc	Enable cycle time	1.0	_	_	μs
2	PWEH	Enable pulse width	450	_	_	ns
3	tEr, tEf	Enable rise / fall time	_	_	25	ns
4	tas	RS, R/W set up time	140	_	_	ns
5	tddr	Data delay time	_	_	320	ns
6	tosw	Data set up time	195	_	_	ns
7	tH	Hold time	20	_	_	ns

### **DATA WRITE INTERFACE TIMING**



### **DATA READ INTERFACE TIMING**



Note: Refer to Hitachi documentation for most current timing specifications.

### **LM032L PIN CONNECTION**

Pin No.	Symbol	Level	Funct	tion
1	Vss	_	0V	
2	VDD	_	+5V	Power Supply
3	Vo	_	_	
4	RS	H/L	L: Instruction Code Inp H: Data Input	ut
5	R/W	H/L	H: Data Read (LCD mo	•
6	Е	H,H→L	Enable Signal	
7	DB0	H/L		
8	DB1	H/L		
9	DB2	H/L		
10	DB3	H/L	Data Bus Line	
11	DB4	H/L	Note (1), (2)	
12	DB5	H/L		
13	DB6	H/L		
14	DB7	H/L		

### Notes

In the HD44780, the data can be sent in either a 4-bit 2-operation or a 8-bit 1-operation, so that it can interface to both 4- and 8-bit MPUs

- (1) When interface data is 4-bits long, data is transferred using only 4 buses of DB~DB7 and DB0~DB3 are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of DB4~DB7 when interface data is 8-bits long) is transferred first and then lower order 4 bits (contents of DB4~DB7 when interface data is 8-bits long).
- (2) When interface data is 8-bits long, data is transferred using 8 data buses of DB0~DB7.

# APPENDIX B: 8-BIT DATA INTERFACE LISTING

MPASM 00.00.68 Intermediate LOC OBJECT CODE LINE SC	Intermediat E LINE	ce LM032L.ASM SOURCE TEXT	6-8-1994	4 0:53:47	PAGE 1
	00001 00003 00004 00005 00007 00008 00009 00009		rogram interfaces to a rogram interfaces to a . The program assemble value of the 4bit flam 32L, while LCD_CNTL i. if mode the data is tr. Program = LM032L.ASM Revision Date: 5-10-	NHX8M to a Hitac embles for t flag. LCD NTL is the is transfer ASM 5-10-94	LIST P=16C64, F=INHX8M  This program interfaces to a Hitachi (IM032L) 2 line by 20 character display module. The program assembles for either 4-bit or 8-bit data interface, depending on the value of the 4bit flag. LCD_DATA is the port which supplies the data to the LM032L, while LCD_CNTL is the port that has the control lines ( E, RS, R_W ). In 4-bit mode the data is transfer on the high nibble of the port ( PORT<7:4> ). Program = IM032L.ASM  Revision Date: 5-10-94
0000 0000		; ; Four_bi Data_HI ; ; if	include <c74_reg.h> include <lm0321.h> t EQU F EQU T ( Four_bit &amp;&amp; !Data</lm0321.h></c74_reg.h>	-> FALSE TRUE a_HI )	; Selects 4- or 8-bit data transfers ; If 4-bit transfers, Hi or Low nibble of PORT
8 8 8 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0022 0023 0024 0025 0026 0028 0029	0022 LCD_DATA 0023 LCD_DATA_TRIS 0024 ; else 0025 ; else 0027 LCD_DATA 0029 LCD_DATA_TRIS 0030 endif	DÕO BÕO BÕO BÕO BÕO BÕO BÕO BÕO BÕO BÕO B	PORTB TRISB PORTD TRISD	

	Signal names.		: In Enable control line	; LCD Read/Write control line	; LCD Register Select control line				; LCD Enable control line	; LCD Read/Write control line	; LCD Register Select control line							; RESET vector location			This is the Periperal Interrupt routine. Should NOT get here	; Interrupt vector location		; Bank 0							; POWER_ON Reset (Beginning of program)	; Do initialization (Bank 0)			; Bank 1	; The LCD module does not like to work w/ weak pull-ups	
PORTA	LCD Display Commands and Control Signal names.	k !Data_HI )	C		2				3	2	1					0x030		Λ 1	START		eral Interrupt ro	Δ_		STATUS, RPO	PORTC, 0	PORTC, 0	ERROR1					STATUS	INTCON	PIR1	STATUS, RPO	0.0×0	OPTION_R
ООЭ	splay Comma	( Four_bit && !Data_HI	HOH	EOU	EOU	ł			EQU	EQU	EQU		11.1			EOU	k I	ord RESET V	COD	)	the Perip	org ISR_V	1	BCF	BSF	BCF	GOTO					CLRF	CLRF	CLRF	BSF	MOVLW	MOVWF
П	0036 ; LCD Dis 0037 ;	if.	0039 ;	0041 R W	0042 RS	0043 ;	0044 else	0045 ;	0046 E	0047 R_W	0048 RS	: 6700	0050 endif	0051 ;	0052 ;	0053 TEMP1	0054 ;	0055 OX	FESET	0057 ;		 0061	0062 PER_INT_V	0063 ERROR1	0064	0.065	9900	20067	0068;	: 6900	0070 START	0071	0072	0073	0074	0075	0076
0005									0003	0002	0001					0030			0000 2808					0004 1283	0005 1407	0006 1007	0007 2804					0008 0183	0009 018B	000A 018C	000B 1683	0000 3000	000D 0081

Disable all peripheral interrupts	- + + + + + + + + + + + + + + + + + + +	יים ליינקויי		0	; ALL PORT output should output Low.					r 1 is NOT incrementing		Select Bank 1	- 0 outputs		RB7 - 4 inputs, RB3 - 0 outputs	RC Port are outputs	RCO needs to be input for the oscillator to function	RD Port are outputs	RE Port are outputs	Enable TWR1 Interrupt	Disable PORTB pull-ups	Select Bank 0					; ALL PORT output should output Low.				; Command for 4-bit interface low nibble				; Command for 4-bit interface high nibble			Command for B-hit interface	אווס דסו סייטור דוורפודשכה				
; Disa	, troc.	104		; Bank 0	; ALL					; Timer		; Sele	; RA5 -		; RB7	, RC F	; RC0	; RD F	; RE F	; Enab	; Disa	; Sele					; ALL				; Comm				; Comm			, mc					
PIE1	UAF F	TNOOR		STATUS, RP0	PORTA	PORTB	PORTC	PORTD	PORTE	TICON, IMRION		STATUS, RPO	TRISA	0xF0	TRISB	TRISC	TRISC, T10SO	TRISD	TRISE	PIE1, TMR11E	OPTION_R, RBPU	STATUS, RPO			Display Module		LCD_CNTL			& !Data_HI )	0x02			& Data_HI )	0×020			0.50.38	05050				LCD_CNTL, E
CLRF	MOVIME			BCF	CLRF	CLRF	CLRF	CLRF	CLRF	BCF		BSF	CLRF	MOVLW	MOVWF	CLRF	BSF	CLRF	CLRF	BSF	BSF	BCF			Initilize the LCD Display Module		CLRF		0108 DISPLAY_INIT	if ( Four_bit && !Data_HI	MOVLW	endif		if ( Four_bit && Data_HI	MOVLW	endif	1 1 1 1 1 1 1 1 1 1	JIC ( :FOUL_DIC	MOVEM.	endli		MOOME	BSF
7000	0/00	00800	0081	0082	0083	0084	0082	9800	0087	0088	: 6800	0600	0091	0092	0093	0094	0095	9600	0097	8600	6600	0100	0101 ;	0103 ;	•-	0102 ;	0106	0107	0108 DI	0100	0110	0111	0112 ;	0113	0114	0115		0110	0110	0110 0210	0 0 0	0121	0122
000E 018C	000F 50FF									0017 1010							001D 1407	001E 0188	001F 0189	0020 140C	0021 1781	0022 1283					0023 0185											8505 7600	0002 # 200		L	00.25 0088	0026 1585

```
; Use MSD and LSD Registers to Initilize LCD
                                                                                     Delay time = MSD * ((3 * 256) + 3) * Tcy
                                                                                                                                                                                                                                                                 This code for both 4-bit and 8-bit modes
                                                                                                                                                                                                                                                                                                  ; This code for only 4-bit mode (2nd xfer)
                  ; This routine takes the calculated times that the delay loop needs to ; be executed, based on the LCD_INIT_DELAY EQUate that includes the ; frequency of operation. These uses registers before they are needed to ; store the time.
                                                                                                                                                                                                       ; 4-bit high nibble xfer
                                                                                                                                                                                                                                                                                                                                  ; 4-bit high nibble xfer
                                                                                                                                                                                                                                                                                                                 ; 4-bit low nibble xfer
                                                                                                                                                                                       ; 4-bit low nibble xfer
0030 0088
0031 1585
0032 1185
   0027 1185
                                                                                                                     002E 282B
                                                                                                                                                                                                                                        002F 3038
                                                            0028
0029
002A
002B
002C
```

	this point				.~	•			••																							'Address DDRam Ilrst character, second line		table to output a message	;Table address of start of message		:TEMP1 holds start of message address		:Check if at end of message (zero	returned at end)		Display character	Point to next character
,	should be valid after this point	DISP_ON	SEND_CMD	CLR_DISP	SEND_CMD	ENTRY_INC	SEND_CMD	DD_RAM_ADDR	SEND_CMD			hard way	, M ,	SEND_CHAR	,i,	SEND_CHAR	,۵,	SEND_CHAR	,r,	SEND_CHAR	,0,	SEND_CHAR	,σ,	SEND_CHAR	'n,	SEND_CHAR	'i'	SEND_CHAR	,d,	SEND_CHAR		B'ILUUUUUU'	SEND_CMD	use of a	0		TEMP1	Table	0FFh	STATUS, Z	out	SEND_CHAR	TEMP1,w
endif	Busy Flag should	MOVLW	CALL	MOVLW	CALL	MOVLW	CALL	MOVLW	CALL			;Send a message the	movlw	call	movlw	call	movlw	call	movlw	call	movlw	call	movlw	call	movlw	call	movlw	call	movlw	call		MUVUM	call		movlw	dispmsg	movwf	call	andlw	btfsc	goto	call	novf
0167	0169 ; 0170 ;	0171	0172	0173	0174	0175	0176	0177	0178	0179 ;	0181 ;		0183	0184	0185	0186	0187	0188	0189	0100	0191	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	2020	0203		0206		0208	0200	0210	0211	0212	0213	0214
			0034 206A		0036 206A		0038 206A	0039 3080	003A 206A				003B 304D	003C 2061	003D 3069		003F 3063		0041 3072	0042 2061										004C 2061			004E 206A		004F 3000		0050 00B0	0051 2085	0052 39FF	0053 1903	0054 2859		0056 0830

	;Stay here forever	; Display On, Cursor On	; Send This command to the Display Module		. Sof Entw. Modo Inc. No chift	, Ser Ellery Mode Ille:, NO SILLE ; Send This command to the Display Module			**************	*	***********************************		; 4-bit Data transfers?		; 4-bit transfers on the high nibble of the PORT	********************	*	*This routine splits the character into the upper and lower	;*nibbles and sends them to the LCD, upper nibble first. *	********************			;Character to be sent is in W	;Wait for LCD to be ready		Get upper nibble:	; Send data to LCD	;Set LCD to read	;Set LCD to data mode	;toggle E for LCD			Get lower nibble:	;Send data to LCD	;toggle E for LCD	
1 dispmsg	loop	DISP_ON	SEND_CMD	CLR_DISP	SEND_CMD	SEND CMD	I		*********	Subroutines	**********					**********	character to LC	ts the characte	them to the LC	**********			CHAR	BUSY_CHECK	CHAR, w	0xF0	LCD_DATA	LCD_CNTL, R_W	LCD_CNTL, RS	LCD_CNTL, E	LCD_CNTL, E	CHAR, w	0xF0	LCD_DATA	LCD_CNTL, E	
addlw goto out loop	goto ; ; INIT DISPLAY	MOVLW	CALL	MOVLW	MOYTH	CALL	RETURN		************	;* The LCD Module S	************		if ( Four_bit )		if ( Data_HI )	******	*SendChar - Sends character to LCD	*This routine spli	*nibbles and sends	******		SEND_CHAR	MOVWF	CALL	MOVF	ANDLW	MOVWF	BCF	BSF	BSF	BCF	SWAPF	ANDLW	MOVWF	BSF	BCF
0215 0216 0217 0 0218 1	0219 0220 ; 0221 ; 0222 I		0224	0225	0220	0.228	0229	0230 ;	 0233 ;			0236 ;	0237	0238 ;	0239	 •				••	0246 ;		0248	0249	0250	0251	0252	0253	0254	0255	0256	0257	0258	0259	0260	0261
0057 3E01 0058 2850	0059 2859			005C 3001																																


```
; 4-bit transfers on the low nibble of the PORT
                                                                                                                                                                                                          *************************
                                                                                                                                                                                                                                                                                ; Character to be sent is in W ; Wait for LCD to be ready
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Character to be sent is in W ; Wait for LCD to be ready
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ***************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;* SEND_CHAR - Sends character contained in register W to LCD
                                                                                                                                          This routine splits the character into the upper and lower
                                                                                                                                                                                                                                                                                                                                            Get upper nibble
Send data to LCD
Set LCD to read
Set LCD to data mode
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : Set LCD in read mode
; Set LCD in data mode
; toggle E for LCD
                                                                                                                                                               nibbles and sends them to the LCD, upper nibble first.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Get lower nibble
; Send data to LCD
; toggle E for LCD
                                                                                                                                                                                                                                                                                                                                                                                                                                           ; toggle E for LCD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  This routine sends the entire character to the PORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Send data to LCD
                                                                                                                                                                                       ;* The data is transmitted on the PORT<3:0> pins
                                                                                                                  ;* SEND_CHAR - Sends character to LCD
                                                                                                                                                                                                                                                                                                                                                                                               RS W
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ж
Х
Ж
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            田田
                                                                                                                                                                                                                                                                                                     BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                CHAR, W
LCD_DATA
LCD_CNTL, 1
LCD_CNTL, 1
LCD_CNTL, 1
LCD_CNTL, 1
LCD_CNTL, 1
                                                                                                                                                                                                                                                                                                                                                                     LCD_DATA
LCD_CNTL,
LCD_CNTL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  LCD_CNTL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            LCD_CNTL,
                                                                                                                                                                                                                                                                                                                                                                                                                                           LCD_CNTL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 LCD_CNTL,
                                                                                                                                                                                                                                                                                                                             CHAR, W
0x0F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     LCD_DATA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          CHAR, W
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0x0F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              MOVF
MOVWF
BCF
BSF
BCF
RETURN
  RETURN
                                                                                                                                                                                                                                                                                                                                                                                          BCF
BSF
BSF
BCF
MOVF
ANDLW
MOVWF
                                                                                                                                                                                                                                                                                                     CALL
SWAPF
ANDLW
MOVWF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     MOVWF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BSF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      endif
0262 ; 0263 ; 0264 ; 0265 ; 0265 ; 0266 ; 0266 ; 0266 ; 0267 ; 0267 ; 0267 ; 0277 ; 0278 ; 0277 ; 0278 ; 0287 ; 0287 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 0288 ; 02
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   000B6
2073
0836
0088
11105
11485
11585
11185
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 00061
00062
00063
00065
00067
00068
```

```
of the PORT
                                                                                                                                                                                                                                                                                                                              ; 4-bit transfers on the low nibble of the PORT
                                                                   *****************
                                                                                                                                        ; Character to be sent is in ; Wait for LCD to be ready
                                                                                                                                                                                                                                                                                                                                                       Character to be sent is in Wait for LCD to be ready
                                                                                                       ; 4-bit transfers on the high nibble
                                                                                                                                                                                                                               Set LCD to read
Set LCD to command mode
toggle E for LCD
                                            This routine splits the command into the upper and lower
                                                    ;* nibbles and sends them to the LCD, upper nibble first.
                                                                                                                                                                                                                                                                                                                                                                                Get upper nibble
Send data to LCD
Set LCD to read
                                                                                                                                                                                                                       Send data to LCD
                                                                                                                                                                                                                                                                                  Send data to LCD toggle E for LCD
                                                                                                                                                                                                               upper nibble
                                                                                                                                                                                                                                                                          Get lower nibble
                                                          ; 4-bit Data transfers?
                                                                                                                                ;* SEND_CMD - Sends command to LCD
                                                                                                                                                                                                                                                                                                                                                                                                   R
N
                                   ;* SendCmd - Sends command to LCD
                                                                                                                                                                                                                               LCD_CNTL,R_W
LCD_CNTL,RS
LCD_CNTL,E
LCD_CNTL,E
                                                                                                                                                                                                                                                                                            LCD_CNTL, E
LCD_CNTL, E
                                                                                                                                                                                                                                                                                                                                                       CHAR
BUSY_CHECK
CHAR, W
0x0F
                                                                                                                                                                                             BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                                                                         LCD_DATA
LCD_CNTL,
                                                                                                                                                                                                                       LCD_DATA
                                                                                                                                                                                                                                                                                   LCD_DATA
                                                                                                                                                                                                      CHAR, w
                                                                                                                                                                                                                                                                 CHAR, w
                                                                                                                                                                                                               0xF0
                                                                                                                                                                                                                                                                          0xF0
                                                                                                       if ( Data_HI
                                                                                     if ( Four_bit )
                                                                                                                                                                                                              ANDLW
MOVWF
BCF
BCF
BSF
BCF
SWAPF
ANDLW
MOVWF
                                                                                                                                                                                                                                                                                                                                                       MOVWF
CALL
SWAPF
ANDLW
MOVWF
BCF
                                                                                                                                                                                                                                                                                                                               else
endif
```

```
; 4-bit transfers on the high nibble of the PORT
                                                                                                                                      ; Command to be sent is in W ; Wait for LCD to be ready
                                                                                             ; Set LCD to command mode ; toggle E for LCD \,
                                                                                                                                                          ; Send data to LCD
; Set LCD in read mode
; Set LCD in command mode
; toggle E for LCD
                                                                                                                                                                                                                                                                                                       ; Select Register page 1
; Set Port_D for input
                                                                                                                                                                                                                                                              ;* This routine checks the busy flag, returns when not busy
                           Get lower nibble
Send data to LCD
toggle E for LCD
                                                                                                                                                                                                                             ; 4-bit Data transfers?
                                                                                                                                                                                                                                                                            TEMP - Returned with busy/address
                                                                                                                                                                                                                                                                                                      STATUS, RPO
0xFF
LCD_DATA_TRIS
                                                                                                                                                                 R R E E
 R H H
                                          ыы
                                                                                                                                              BUSY_CHECK
LCD_CNTL, 1
LCD_CNTL, 1
LCD_CNTL, 1
CCHAR, W
                                                                                                                                                                      LCD_CNTL, I
LCD_CNTL, I
LCD_CNTL, I
                                         LCD_CNTL,
                                                                                                                                                                 LCD_CNTL,
                                                LCD_CNTL,
                                  LCD_DATA
                                                                                                                                                           LCD_DATA
                                                                                                                                                     CHAR, w
                           0×0F
                                                                                                                                                                                                                                           if ( Data_HI
                                                                                                                                                                                                                             if ( Four_bit )
BCF
BSF
BCF
MOVF
ANDLW
MOVWF
BSF
BCF
                                                                                                                                            CALL
MOVF
MOVWF
BCF
BCF
BSF
BCF
RETURN
                                                                                                                                       MOVWF
                                                                                                                                                                                                                                                                                                       BSF
MOVLW
MOVWF
                                                                                                                                                                                                                                                                       Affects:
                                                                                                                                                                                                                                                                                                BUSY_CHECK
006A 00B6
006B 2073
006C 0836
006D 1008
006E 1105
0070 1585
0071 1185
```

0405	BCF	щ	; Select Register page 0
0406	BCF	CNTL,	
0407	BSF	LCD_CNTL, R_W	; Setup to read busy flag
0408	BSF	LCD_CNTL, E	; Set E high
0409	BCF	LCD_CNTL, E	; Set E low
0410	MOVF	LCD_DATA, W	; Read upper nibble busy flag, DDRam address
0411	ANDLW	0×F0	; Mask out lower nibble
0412	MOVWF	TEMP	
0413	BSF	LCD_CNTL, E	; Toggle E to get lower nibble
0414	BCF	LCD_CNTL, E	
0415	SWAPF	LCD_DATA, w	; Read lower nibble busy flag, DDRam address
0416	ANDLW	0×0F	; Mask out upper nibble
0417	IORWF	TEMP	; Combine nibbles
0418	BTFSC	TEMP, 7	; Check busy flag, high = busy
0419	GOTO	BUSY_CHECK	; If busy, check again
0420	BCF	LCD_CNTL, R_W	
0421	BSF	STATUS, RPO	; Select Register page 1
0422	MOVLW	0×0F	
0423	MOVWF	LCD_DATA_TRIS	; Set Port_D for output
0424	BCF	STATUS, RPO	; Select Register page 0
0425	RETURN		)
0426;			
0427	else	; 4-bit tra	transfers on the low nibble of the PORT
0428 ;			
	******	*****	***************************************
	.* This routine the	routine checks the busy flag	flag returns when not busy *
	AFF	one one past read	* ** *********************************
	CME E	4 + 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 -	÷
	**************************************	Keturned With Dusy/address	*******
. 7070			
	, BIISV CHECK		
	E C C	OH C	
0436	HAN I	SIAIUS, KFU	ı
0437	MOVLW	UXF'F'	; Set PortB ior input
0438	MOVWE	LCD_DATA_TRIS	
0439	BCF	STATUS, RPO	; Bank 0
0440	BCF		ID for Command
0441	BSF	LCD_CNTL, R_W	; Setup to read busy flag
0442	BSF	LCD_CNTL, E	; Set E high
0443	BCF	LCD_CNTL, E	; Set E low
0444	SWAPF	LCD_DATA, W	; Read upper nibble busy flag, DDRam address
0445	ANDLW	0xF0	; Mask out lower nibble
0446	MOVWF	TEMP	
0447	BSF	LCD_CNTL, E	; Toggle E to get lower nibble
0448	BCF	LCD_CNTL, E	
0449	MOVF	LCD_DATA, W	; Read lower nibble busy flag, DDRam address
0450	ANDLW	0x0F	; Mask out upper nibble
0451	IORWF	TEMP, F	; Combine nibbles

```
RB7 - 4 = inputs, RB3 - 0 = output Bank 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Select Register page 0
; Set LCD for command mode
; Setup to read busy flag
set E high
; Set E low
; Read busy flag, DDram address
Check busy flag, high = busy
                                                                                                                                                                                                                                                                                                                                                                                                                                         1683
30FF
0088
11283
11085
11185
0085
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
1118
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0782
344D
3469
3463
3472
3467
3467
                                                                                                                                                                                                                                                                                                                                                                                                                                       00073
00074
00075
00077
00078
00078
00078
00078
00078
00081
00081
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0085
0087
0088
0089
008A
```



PAGE 14

6-8-1994 0:53:47

LM032L.ASM

MPASM 00.00.68 Intermediate

```
LCD Enable control line
LCD Read/Write control line
LCD Register Select control
                                             Read/Write control line Register Select control
                                     ; LCD Enable control line
; LCD Read/Write control l
; LCD Register Select cont
                                                                                                                                                                                                                                                                                                                    The LCD module does not like to work \ensuremath{\mathsf{w}}\xspace / weak pull-ups
                                                                                                                                                                                                                                                                               POWER_ON Reset (Beginning of program) Do initialization (Bank 0)
                                                                                                                                                                                                                                                                                                                                  Disable all peripheral interrupts
                                                                                                                                                                     ; RESET vector location
                                                                                                                                                                                            get here
                                                                                                                                                                                                           Interrupt vector location
                                                                                                                                                                                                                                                                                                                                                   Port A is Digital.
                                                                                                                                             7 7 0
                                                                                           ь 2 ч
0035 ; LCD Display Commands and Control Signal names. 0037 ;
                                                                                                                                                                                                                                                                                                             ; Bank 1
                                      EQU
EQU
EQU
                                                                                          EQU
EQU
EQU
                                                                                                                                                                                                                          STATUS, RPO
PORTC, 0
PORTC, 0
ERROR1
                                                                                                                                                                                                                                                                                                    PIR1
STATUS, RP0
0x00
                      if ( Four_bit && !Data_HI
                                                                                                                                                                                                                                                                                                                            OPTION_R
                                                                                                                                                                                                                                                                                      STATUS
                                                                                                                                                                                                                                                                                                                                    PIE1
0xFF
ADCON1
                                                                                                                                                                                                           ISR_V
                                                                                                                                                                                                                                                                                      CLRF
CLRF
CLRF
BSF
MOVLW
MOVWF
CLRF
MOVLW
                                                                                                                                                                                                                          BCF
BSF
BCF
GOTO
                                                                                                                                                                                                            org
                                                                                                                                                                                                          endif
                                     0040 E
0041 R_W
0042 RS
                                                                                  0045;
0046 E
0047 R_W
0048 RS
                                                                                                                        0049 ;
0050
0051 ;
                                                                   0043
                                                                                                                                                                                                                                                                                     0008 0183
0009 018B
000A 018C
000B 1683
000C 3000
000D 018C
000F 30FF
                                                                                                                                                                                                                          1283
1407
1007
2804
                                                                                                                                                                             2808
                                                                                                                                                                                                                          00004
00005
00006
00007
                                                                                                                                                                             0000
                                                            line
                                                                                          0003
0002
0001
line
                                                                                                                                                      0030
```

<pre>; Bank 0 ; ALL PORT output should output Low. ; Timer 1 is NOT incrementing</pre>	Select Bank 1  RA5 - 0 outputs  RB7 - 4 inputs, RB3 - 0 outputs  RC Port are outputs  RC Port are outputs  RC Port are outputs  RE Port are outputs  RE Port are outputs  RE Port Bort are outputs  RE Port are outputs  RE Port are outputs  RE Port Bort Bort Bort Bort Bort Bort Bort B	; ALL PORT output should output Low. ; Command for 4-bit interface low nibble ; Command for 4-bit interface high nibble	endif  MOVUM DX038 ; Command for 8-bit interface endif  MOVWF LCD_DATA ;  BSF LCD_CNTL, E ;  BCF LCD_CNTL, E
STATUS, RPO PORTA PORTC PORTC PORTD TICON, TMRION	STATUS, RPO TRISA OXFO TRISB TRISC, TIOSO TRISD TRISC, TIOSO TRISE PIEI, TWRIE OPTION_R, RBPU STATUS, RPO	Display Module LCD_CNTL  & !Data_HI ) 0x02  & Data_HI ) 0x020	'cx038  LCD_DATA  LCD_CNTL, E  LCD_CNTL, E  LCD_CNTL, E  d on the LCD_INIT  ation. These uses  LCD_INIT_DELAY
BCF CLRF CLRF CLRF CLRF BCF	BSF CLRF MOVWF CLRF CLRF CLRF CLRF BSF BSF BSF	0103; 0104; Initilize the LCD Display Module 0105; CLRF LCD_CNTL 0107 0108 DISPLAY_INIT 0109 if (Four_bit && !Data_HI) 0111 endif 0112; if (Four_bit && Data_HI) 0113 if (Four_bit && Data_HI) 0114 MOVLW 0x02 0115; endif 0115; endif	endif MOVLM MOVWF BSF BCF This routine take frequency of oper store the time. DDELAY MOVLM
0083 0084 0085 0086 0087	0008 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	0103 ; 0104 ; I 0105 ; 0105 ; 0108 DIS 0109 0111 ; 0112 ; 0113 ; 0115 ;	
0011 1283 0012 0185 0013 0186 0014 0187 0015 0188 0016 0189	0018 1683 0019 0185 001A 30F0 001B 0086 001C 0187 001D 1407 001E 0189 0020 140C 0021 1781	0023 0185	0025 0088 0026 1585 0027 1185 0028 3006

; Use MSD and LSD Registers to Initilize LCD $\footnote{i}$	; Delay time = MSD * ((3 * 256) + 3) * Tcy				5x7 characters						; 4-bit low nibble xfer		; 4-bit high nibble xfer			; 8-bit mode				; This code for both 4-bit and 8-bit modes		.~		; This code for only 4-bit mode (2nd xfer)		; 4-bit low nibble xfer		; 4-bit high nibble xfer		•••		••			his point		·	.~	•	•					
MSD LSD	LSD LOOP2	MSD		LOOPA						HI )	0X02		0X020				0X038			LCD_DATA	LCD_CNTL, E	LCD_CNTL, E			HI )	0×08		0×0×0		LCD_DATA		LCD_CNTL, E			should be valid after this point		DISP_ON	SEND_CMD	CLR DISP	SEND CMD	CIVIT AGENCE	THE CAME	SEND_CMD	DD_RAM_ADDR	SEND_CMD
MOVWF	PZ DECFSZ	DECFSZ	END_LCD_DELAY	0109	Command sequence for 2 lines of	-	CMD SEO	*	if ( Four_bit )	if ( !Data_HI )	MOVLW	else	MOVLW	endif		else	MOVLW	endif		MOVWF	BSF	BCF		if ( Four_bit )	if (!Data_HI	MOVLW	else	MOVLW	endit	MOVWF	BSF	BCF	endif		Busy Flag should		MOVLW	CALL	MOVLW	CALL	M. IVAOM	MI PIECE	CALL	MOVLW	CALL
0131	0133 LOOP2 0134		0136 END_	0137					0143	0144	0145	0146	0147	0148	0149 ;	0150	0151	0152	0153 ;	0154	0155	0156	0157 ;	0158	0159	0160	0161	0162	0163	0164	0165	0166	0167	0168;	•-	0170 ;	0171	0172	0173	0174	77.10	0 0	97 TO	0177	0178
0029 00B3 002A 01B4	002B 0BB4		c c c c c c c c c c c c c c c c c c c										002F 3020							0030 0088	0031 1585	0032 1185						0033 3080				0036 II85					0037 300C	0038 2074	0039 3001						003E 2074

	0179 ;			
	0181 ;			
	0182 ;Send a	a message the	hard way	
003F 304D	0183	movlw	, M,	
0040 2065	0184	call	SEND_CHAR	
0041 3069	0185	movlw	,i,	
0042 2065	0186	call	SEND_CHAR	
0043 3063	0187	movlw	,σ,	
0044 2065	0188	call	SEND_CHAR	
0045 3072	0189	movlw	, r,	
0046 2065	0190	call	SEND_CHAR	
0047 306F	0191	movlw	,0,	
0048 2065	0192	call	SEND_CHAR	
0049 3063	0193	movlw	, ບຸ	
004A 2065	0194	call	SEND_CHAR	
004B 3068	0195	movlw	,h,	
004C 2065	0196	call	SEND CHAR	
004D 3069	0197	movlw	'i',	
	0198	call	SEND CHAR	
	0199	movlw	,۵,	
	0200	call	SEND CHAR	
	0201		I	
0.051 3000	0202	wlvom	B'11000000'	:Address DDRam first character. second line
	0203		SEND CMD	000000000000000000000000000000000000000
	0204			
		Demonstration of t	the use of a tabl	a table to output a message
0053 3000	0206	movlw		;Table address of start of message
	0207 dispmsg			
0054 0080	0208	movwf	TEMP1	TEMP1 holds start of message address
	0209	call	Table	
	0210	שוקתפ	0 4 4 4 4	chock if at ond of message (revo
	0210	D+fs.	STATIS	at end)
	0100	5 5	+110	
	0 0 0	ט ביני	מינונט תואשט	
	0213	Call	SEND_CHAR	Display character
	0214	TAOM	W, LYMHT.	Point to next character
	0215	addlw	_	
005C 2854	0216	goto	dispmsg	
	0217 out			
	0218 loop			
005D 285D	0219	goto	loop	Stay here forever:
	0220 ;			
	0221 ;			
	0222 INIT_DISPLAY	SPLAY		
	0223	MOVLW	DISP_ON	; Display On, Cursor On
	0224	CALL	SEND_CMD	; Send This command to the Display Module
	0225	MOVLW	CLR_DISP	; Clear the Display
0061 2074	0226	CALL	SEND_CMD	; Send This command to the Display Module
0062 3006	0227	MOVLW	ENTRY_INC	; Set Entry Mode Inc., No shift

```
; Send This command to the Display Module
                                                                                              transfers on the high nibble of the PORT
                                                                                                                                                                                                                                                                                                                                      ; 4-bit transfers on the low nibble of the PORT
                                                                                                                                            ******************
                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Character to be sent is in W ; Wait for LCD to be ready
                                                                                                                                                                                 Character to be sent is in ; Wait for LCD to be ready
                                                                                                                                                                                                                                                                                                                                                                          This routine splits the character into the upper and lower
                                                                                                                                    ;*This routine splits the character into the upper and lower
                                                                                                                                                                                                            ;Get upper nibble
;Send data to LCD
;Set LCD to read
;Set LCD to data mode
                                                                                                                                                                                                                                                                                                                                                                                   nibbles and sends them to the LCD, upper nibble first. The data is transmitted on the \ensuremath{\mathsf{PORT}}\xspace 43:0>\ensuremath{\mathsf{pins}}\xspace
                                                                                                                                                                                                                                                                             'Get lower nibble
'Send data to LCD
'toggle E for LCD
                                                                                                                                                                                                                                                  toggle E for LCD
                                                                            Data transfers?
                                                                                                                                                                                                                                                                                                                                                                ;* SEND_CHAR - Sends character to LCD
                                                                                                                          ; *SendChar - Sends character to LCD
                                                                                                                                                                                                                                RS W
                                                                           ; 4-bit
                                                                                              ; 4-bit
                                                                                                                                                                                                                                                                                                되 되
                                                                                                                                                                                           BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                                                                                                                          BUSY_CHECK
                                                                                                                                                                                                                     LCD_DATA
LCD_CNTL,
                                                ;* The LCD Module Subroutines
                                                                                                                                                                                                                                                  LCD_CNTL,
                                                                                                                                                                                                                                                           LCD_CNTL,
                                                                                                                                                                                                                                                                                                LCD_CNTL,
                                                                                                                                                                                                                                                                                                          LCD_CNTL,
                                                                                                                                                                                                                                        LCD_CNTL,
  SEND_CMD
                                                                                                                                                                                                                                                                                       LCD_DATA
                                                                                                                                                                                                    CHAR, w
                                                                                                                                                                                                                                                                     CHAR, w
                                                                                                                                                                                                              0xF0
                                                                                                                                                                                                                                                                               0xF0
                                                                                              if ( Data_HI
                                                                          if ( Four_bit )
                                                                                                                                                                                                                                                                                              BSF
BCF
RETURN
                                                                                                                                                                                          CALL
MOVF
ANDLW
MOVWF
BCF
BSF
BSF
BSF
BCF
SSF
                                                                                                                                                                                                                                                                              ANDLW
MOVWF
                                                                                                                                                                                                                                                                                                                                                                                                                                          CALL
SWAPF
                                                                                                                                                                                                                                                                                                                                                                                                                                  MOVWF
0063 2074
0064 0008
                                                                                                                                                                                0065 0086
0066 2083
0068 3980
0069 0088
0068 1105
0068 1485
006E 0185
006E 0185
006F 39F0
0070 0088
0071 1185
0073 0008
```

```
0277 ANDIA OXOF ; Get upper nibble
0278 BNOVE LCC_CNTL, R ; Set LCD to read
0288 BSF LCC_CNTL, R ; Set LCD to read
0281 BSF LCC_CNTL, R ; Set LCD to data mode
0282 BCF LCC_CNTL, R ; Set LCD to data mode
0283 MOVF CHAR, W ; Set LCD to data mode
0284 ANDIAN OXF LCC_CNTL, E ; toggle E for LCD
0286 BSF LCC_CNTL, E ; toggle E for LCD
0286 BSF LCC_CNTL, E ; toggle E for LCD
0287 BCF LCC_CNTL, E ; toggle E for LCD
0288 BCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0289 CCF LCC_CNTL, E ; toggle E for LCD
0380 MOVF CHAR, W ; Set LCD in data mode
0380 MOVF CHAR, W ; Set LCD in data mode
0380 MOVF CHAR, W ; Set LCD in data mode
0380 MOVF CHAR, W ; Set LCD in data mode
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LCD
0380 MOVF CHAR, E ; toggle E for LC
```

```
; 4-bit transfers on the low nibble of the PORT
                                                                                                                                                                                                                     Character to be sent is in W Wait for LCD to be ready
                                                     i,
                                                    Character to be sent is Wait for LCD to be ready
                                                                                             Set LCD to read
Set LCD to command mode
                                                                                                                                                                                                                                                               Set LCD to read
Set LCD to command mode toggle E for LCD
                 ;* nibbles and sends them to the LCD, upper nibble first.
         This routine splits the command into the upper and lower
                                                                                                                                                                                                                                                                                                                                                                                              0371 ;* SEND_CND - Sends command contained in register W to LCD 0372 ;* This routine sends the entire character to the PORT 0373 ;* The data is transmitted on the PORT<7:0> pins
                                                                                                                                                                                                                                                                                                          Get lower nibble
Send data to LCD
toggle E for LCD
                                                                                                                                                                                                                                                                                                                                                                                                       This routine sends the entire character to the PORT The data is transmitted on the \ensuremath{\mathsf{PORT}}\xspace<0.5
                                                                            Get upper nibble
Send data to LCD
                                                                                                                                                 Send data to LCD toggle E for LCD
                                                                                                                                                                                                                                                        Send data to LCD
                                                                                                               toggle E for LCD
                                                                                                                                         Get lower nibble
                                                                                                                                                                                                                                              Get upper nibble
 ;* SEND_CMD - Sends command to LCD
                                                                                                                                                                                                                                                              LCD_CNTL, R_W
LCD_CNTL, RS
                                                                                              LCD_CNTL, R_W
                                                    CHAR
BUSY_CHECK
                                                                                                               LCD_CNTL, E
LCD_CNTL, E
                                                                                                                                                         LCD_CNTL, E
LCD_CNTL, E
                                                                                                      LCD_CNTL, RS
                                                                                                                                                                                                                             BUSY_CHECK
                                                                                                                                                                                                                                                                                                                 LCD_DATA
LCD_CNTL, I
LCD_CNTL, I
                                                                    CHAR,w
0xF0
LCD_DATA
                                                                                                                                                                                                                                                                                LCD_CNTL,
                                                                                                                                                                                                                                                                                         LCD_CNTL,
                                                                                                                                                                                                                                                                                                  CHAR, W
0x0F
                                                                                                                                                  LCD_DATA
                                                                                                                                                                                                                                                        LCD_DATA
                                                                                                                                                                                                                                      CHAR, W
                                                                                                                                CHAR, w
                                                                                                                                         0xF0
                                                                                                                                                                                                                     CHAR
                                                                                                                                                                                                                                               0×0F
                                                                                                                                                                                                                             CALL
SWAPF
ANDLW
MOVWF
BCF
BCF
BCF
ANDLW
MOVF
ANDLW
BSF
BCF
                                                                                                                                                         BSF
BCF
RETURN
                                                   MOVWF
CALL
MOVF
ANDLW
MOVWF
BCF
BCF
BCF
BCF
BCF
ANDLW
ANDLW
MOVWF
                                                                                                                                                                                                                     MOVWF
                                                                                                                                                                                                                                                                                                                                                             endif
000 B6
20 83
39 940
00 88
111 085
111 85
00 088
00 088
00 088
00 088
00 088
00 088
                                                   0074
0075
0077
0073
0079
0079
0075
0075
0080
```

```
Read lower nibble busy flag, DDRam address
Mask out upper nibble
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Read upper nibble busy flag, DDRam address
                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4-bit transfers on the high nibble of the PORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ************************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Toggle E to get lower nibble
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Combine nibbles
Check busy flag, high = busy
                                                                          Command to be sent is in W Wait for LCD to be ready
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Select Register page 0

Set LCD for Command mode

Setty to read busy flag

Set E high

Set E low
1683
300FF
0088
1088
11085
11085
11185
00808
339F0
0005
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
11185
1118
```

```
; Read upper nibble busy flag, DDRam address; Mask out lower nibble
                                                                                                                                                                                                                                                                                                                    Read lower nibble busy flag, DDRam address
                                                                                                                                                                                                                                                                                                                                                                                                          ; RB7 - 4 = inputs, RB3 - 0 = output ; Bank 0
                                                 ; 4-bit transfers on the low nibble of the PORT
                                                                                                         ;* TEMP - Returned with busy/address;
                                                                        *****************
                                                                                                                                                                                                                                                                                                                                                       Check busy flag, high = busy If busy, check again
                                                                                                                                                                                                                                                                                             ; Toggle E to get lower nibble
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     *******************
                                                                                                                                                                                                         Set LCD for Command mode
                                                                                                                                                                                                                      ; Setup to read busy flag
; Set E high
; Set E low
 ; Set Port_D for output
; Select Register page 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;* This routine checks the busy flag, returns when not busy
                                                                                  ;* This routine checks the busy flag, returns when not busy
                                                                                                                                                                                                                                                                                                                                 Mask out upper nibble
                                                                                                                                                                      ; Set PortB for input
                                                                                                                                                                                                                                                                                                                                             Combine nibbles
                                                                                                                                                           ; Bank 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        TEMP - Returned with busy/address
  LCD_DATA_TRIS
STATUS, RP0
                                                                                                                                                                                                        LCD_CNTL, RS
LCD_CNTL, R_W
                                                                                                                                                                                                                                                                                                                                                                                LCD_CNTL, R_W
                                                                                                                                                                                                                                                                                                                                                                                                                    LCD_DATA_TRIS
                                                                                                                                                                                   LCD_DATA_TRIS
                                                                                                                                                                                                                                LCD_CNTL, E
LCD_CNTL, E
LCD_DATA, W
0xF0
TEMP
                                                                                                                                                                                                                                                                                            LCD_CNTL, E
LCD_CNTL, E
LCD_DATA, W
                                                                                                                                                           STATUS, RPO
                                                                                                                                                                                             STATUS, RPO
                                                                                                                                                                                                                                                                                                                                                                                             STATUS, RPO
                                                                                                                                                                                                                                                                                                                                                                     BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                            TEMP, F
                                                                                                                                                                                                                                                                                                                                                        TEMP, 7
                                                                                                                                                                                                                                                                                                                                 0×0F
                                                                                                                                                                                                                                                                                                                                                                                                        0xF0
  MOVWF
BCF
                       RETURN
                                                                                                                                                                                                                                                                                                                                                                              BCF
BSF
MOVLW
                                                                                                                                                           else
                                                                                                  Affects:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Affects:
0423
0424
0426 ;
0427
0427 : else
0428 ;
4430 ;* This rout
0431 ;* Affects:
0432 ;* TEMP
0433 ;********
0438 | SUSY_CHECK
0436 | O440
0441
0445 | O444
0445 | O445
0446 | O446
0446 | O446
0447 | O446
0446 | O446
0451 | O455 | O456
0456 | O456
0457 | O456
0457 | O456
0458 | O456
0459 | O456
0456 | O456
0456 | O456
0456 | O456
0457 | O456
0457 | O456
0458 | O456
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0463
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       0464
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0465
0098 0088
0099 1283
009A 0008
```

```
"Warning - User Definded: Table Table crosses page boundry in computed jump"
                                                                                                                               ; Read busy flag, DDram address
                                                                                                                                                              ; Check busy flag, high=busy
                                                                                                                                                                                                                                                                                                                                                        Jump to char pointed to in W reg
                                                               Set port_D for output
Select Register page 0
 ; Select Register page 1
; Set port_D for input
                                                Select Register page 0
                                                                                                                                                                                                             ; Select Register page 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            if ( (Table & 0xOFF) >= (Table_End & 0xOFF) )
MESSG "Warning - User Definded: Table c
                                                                                                                                                                                          LCD_CNTL, R_W
STATUS, RP0
0x00
LCD_DATA_TRIS
STATUS, RP0
                                                            LCD_CNTL, RS
LCD_CNTL, R_W
LCD_CNTL, E
LCD_CNTL, E
LCD_CNTL, E
                                LCD_DATA_TRIS
                                                STATUS, RPO
 STATUS,RP0
0xFF
                                                                                                                                                                              BUSY_CHECK
                                                                                                                                                              TEMP, 7
                                                                                                                                              TEMP
                                                                                                                                                                                                                                                                                                                                                       retlw retlw
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Table_End
                                                                                                                                                                                                                                                                                                           endif
0471

0472

0473

0474

0476

0476

0477

0480

0481

0482

0488

0488

0488

0488

0488

0488

0499

0499

0499

0499

0499

0499

0499

0501

0503

0503

0503

0503

0503

0503

0504

0503

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

0509

                                                                                                                                                                                                                                                                                                                                                       00B0 3400
                                                                                                                                                                                                                                                                                                                                                       0009B
0009C
0009E
0009C
000AI
000AS
000AS
000AS
000AS
000AS
000AS
000AS
```

# Interfacing to an LCD Module

```
PAGE 14
                                                                                                                                                                                                                                                                                                                                  Special Function Register data memory locations in Bank 1, are specified by their true address in the file C74_REG.H. The use of the MPASM assembler will generate a warning message, when these lables are used with direct addressing.
                                                                                                                                                                                                                                                       LM032L.ASM 6-8-1994 0:59:12
                                                                                                                                                                                                                                                                                                                                                                                 end
                                                                                                                                                                                                                                                                                                                                                                                                                                All other memory blocks unused.
                                                                                                                                                                                                                                                                                                     MEMORY USAGE MAP ('X' = Used,
0522
05221;
05223
05224
0524
0525
0526
0527
0529
0529
                                                                                                                                                                                                                                                       MPASM 00.00.68 Intermediate
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0
```

endif

# APPENDIX D: 4-BIT DATA INTERFACE, LOW NIBBLE LISTING

MPASM 00.00.68 Intermediate	rmediate	e LM032L.ASM	6-8-1994	5:29:26	PAGE 1
LOC OBJECT CODE	LINE	SOURCE TEXT			
	0001	LIST P=	LIST P=16C64, F=INHX8M	нх вм	
	0003	This program	interfaces	to a Hitachi (LM032L)	This program interfaces to a Hitachi (LM032L) 2 line by 20 character display
	0004	; module. The p:	rogram asse	mbles for either 4-bit	module. The program assembles for either 4-bit or 8-bit data interface, depending
	0002	on the value	of the 4bit	flag. LCD_DATA is the	on the value of the 4bit flag. LCD_DATA is the port which supplies the data to
	9000	; the LM032L, w	nile LCD_CN	TL is the port that ha	the LM032L, while LCD_CNTL is the port that has the control lines ( E, RS, R_W ).
	7000	; In 4-bit mode	the data i	s transfer on the high	In 4-bit mode the data is transfer on the high nibble of the port ( $PORT<7:4>$ ).
			MOA TOCOMI - mexacord	W	
	0000	Revision Date:	= LMUSZL.#	ASM 5-10-94	
	0011				
	0012				
	0013	include	include <c74_reg.h></c74_reg.h>		
	0233				
	0013				
	0014	include	include <lm0321.h></lm0321.h>		
	0014				
	0015				
0001	0016 E	0016 Four_bit	EQU	TRUE ; Selects 4-	; Selects 4- or 8-bit data transfers
0000	0017 I	0017 Data_HI		FALSE ; If 4-bit	; If 4-bit transfers, Hi or Low nibble of PORT
	0018				
	0019				
	0020	if ( Four_bit &&	it && !Data_HI	_HI )	
	0021				
9000	0022 I	0022 LCD_DATA		PORTB	
0086	0023 I	0023 LCD_DATA_TRIS	EQU	TRISB	
	0024				
	0025	else			
	0026				
	0027 I	0027 LCD_DATA	EQU	PORTD	
	0028 I	0028 LCD_DATA_TRIS	EQU	TRISD	
	0029				
	0030	endif			
	0031				
0000	0032 I	0032 LCD_CNTL	EQU	PORTA	
	0033				
	4500				

036 ; LCD Display Commands and Control Signal names. 0037 ; 1 ( Four_bit && !Data_HI )	040 E	041 R_W EQU 1 ; LCD	042 RS EQU	0043 ;	0044 else	045 ;	246 E EQU	2 EQU 2	048 RS EQU		. 640	Oldo email	0.05.1 ;	053 TEMP1 EOU 0x030	054 ;	055 org RESET	0056 RESET GOTO START ;	057 ;	0058 ; This is the Periperal Interrupt routine. Should NOT get here	, 500 1	JOST TANT OF LINEAR FLOCATION	V-1111_V	063 ERROR1 BCF STATUS,	064 BSF PORTC,	065 BCF	GOTO ERRORI		3000	Topo	U /U STAKI	071 CLRF	072 CLRF	073 CLRF PIR1	074 BSF STATUS, RPO	075 MOVLW	076 MOVWF OPTION_R ;	077	0078 MOVLW 0xFF ;	0079 MCVWF ADCON1 ; Port A is Digital.		181 ; Out . Out	JUSZ BCF SIATUS, RPO ; Bank U
	0040 E	041	042	0043 ;	044	0045 ;	046	047	0048 RS		. 640		0051 ; 0052 ;	053 TEMP1	054 ;	055 org	RESET	057	058	, 600	TAN THE TANK	OBZ FER_INI_V	063 ERRORI	064	065	066	0067		0 0	U/U STAKI	071	072	073	074	0.75	920	077	078	079	2 0800	081 ;	780
	0000	0001	0002 line							line				0030			0000 2808						0004 1283			0007 2804						0009 018B							0010 009F		7	UUII 1283

; ALL PORT output should output Low.	Select Bank 1  RA5 - 0 outputs  RB7 - 4 inputs, RB3 - 0 outputs  RC Port are outputs  RC 0 needs to be input for the oscillator to function  RD Port are outputs  RE Port are outputs  EDable TMR1 Interrupt  Disable PORTB pull-ups  Select Bank 0	; ALL PORT output should output Low.	; Command for 4-bit interface high nibble ; Command for 8-bit interface	MOVWF LCD_DATA  BSF LCD_CNTL, E  BCF LCD_CNTL, E  This routine takes the calculated times that the delay loop needs to  be executed, based on the LCD_INIT_DELAY EQUate that includes the  frequency of operation. These uses registers before they are needed to  store the time.  CD_DELAY MOVIM LCD_INIT_DELAY;  CD_DELAY MOVIM MSD_INIT_DELAY;	; Use MSD and LSD Registers to initilize LCD
PORTA PORTO PORTO PORTO PORTE TICON, TMRION	STATUS, RPO TRISA OXFO TRISB TRISC, TIOSO TRISC TRISC TRISE PIEL, TWRIE PIEL, TRAIC	Display Module LCD_CNTL & !Data_HI ) 0x02	& Data_HI ) 0x020 0x038	LCD_DATA LCD_CNTL, E LCD_CNTL, E LCD_CNTL, E s the calculated d on the LCD_INIT ation. These uses LCD_INIT_DELAY MED.	MSD
CLRF CLRF CLRF CLRF BCF	BSF CLRF MOVLW MOVWF CLRF BSF CLRF BSF BSF BSF BSF BSF	; Initilize the LCD Display Module ; CLRF LCD_CNTL DISPLAY_INIT if (Four_bit && !Data_HI) endif	<pre>if ( Four_bit &amp;&amp; Data_HI )</pre>	MOVWF BSF BGF ; This routine take; be executed, base; frequency of oper; store the time. LCD_DELAY MOVIM	MOVWE
0083 0084 0085 0086 0087	0089 0090 0091 0093 0094 0095 0096 0098 0099		0112 ; 0113 ; 0114 ; 0116 ; 0116 ; 0117 ; 0119 ;	0121 0122 0123 0124; 0125; 0126; 0128; 0129;	T
0012 0185 0013 0186 0014 0187 0015 0188 0016 0189	0018 1683 0019 0185 001A 30F0 001B 0086 001C 0187 001D 0188 001F 0189 0020 140C 0021 1781	0023 0185		0025 0086 0025 0086 0027 1005 0028 3006	0029 00B3

```
; 
 : Delay time = MSD * ((3 * 256) + 3) * Tcy
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   , This code for both 4-bit and 8-bit modes ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; This code for only 4-bit mode (2nd xfer)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 4-bit high nibble xfer
                                                                                                                                                                                                                                                                                                                                   ; 4-bit high nibble xfer
                                                                                                                                                                                                                                                                                       ; 4-bit low nibble xfer
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4-bit low nibble xfer
                                                                                                                                                         ; Command sequence for 2\ \text{lines} of 5x7\ \text{characters}
                                                                                                                                                                                                                                                                                                                                                                                                  ; 8-bit mode
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      be valid after this point
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     LCD_DATA
LCD_CNTL, E
LCD_CNTL, E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ENTRY_INC
SEND_CMD
DD_RAM_ADDR
SEND_CMD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           LCD_DATA
LCD_CNTL,
LCD_CNTL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               DISP_ON
SEND_CMD
CLR_DISP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               SEND_CMD
    LSD
LSD
LOOP2
MSD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 \times 0 \times 0
                                                                                                               LOOP2
                                                                                                                                                                                                                                                                                                                                   0X020
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        if (Four_bit )
   if (!Data_HI )
                                                                                                                                                                                                                                            if (Four_bit )
   if (!Data_HI )
    CLRF
DECFSZ
GOTO
DECFSZ
                                                                                                                                                                                                                                                                                                                                 MOVLW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               MOVLW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Busy Flag should
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      MOVLW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               MOVLW
CALL
MOVLW
CALL
MOVLW
CALL
CALL
                                                                                                                                                                                                                                                                                           MOVLW
                                                                                                                                                                                                                                                                                                                                                                                                                          MOVLW
                                                                                                               GOTO
0132 LOOP2 DECF

0134 GOTO

0135 DECF

0136 END_LCD_DELAY

0137 GOTO

0137 GOTO

0138 ; Command sequen

0141 CND_SEQ

0142 ; If (Four_bi

0143 ; If (Four_bi

0144 if (IDe

0145 else

0150 else

0151 MOVI

0153 ; MOVI

0153 ; ELSE

0156 else

0157 ; If (Four_bi

0157 ; ELSE

0158 if (Four_bi

0159 if (Four_bi

0150 else

0150 else

0150 else

0150 else

0150 else

0150 else

0150 if (Four_bi

0150 if (Four
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BSF
  002A 01B4
002B 0BB4
002C 282B
002D 0BB3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0030 0086
0031 1405
0032 1005
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0034 0086
0035 1405
0036 1005
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 300C
2074
3001
2074
3006
2074
3080
2074
                                                                                                               002E 282B
                                                                                                                                                                                                                                                                                         002F 3002
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0033 3008
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0037
0038
0038
003A
003C
003C
```

	0181 ; 0182 ;Send a	; Send a message the	hard way	
003F 304D		mov1w		
0040 2065	0184	call	SEND_CHAR	
	0185	movlw	'i'	
	0186	call	SEND_CHAR	
0043 3063	0187	movlw	,α,	
	0188	call	SEND_CHAR	
0045 3072	0189	movlw	,r,	
	0190	call	SEND_CHAR	
0047 306F	0191	movlw	,0,	
0048 2065	0192	call	SEND_CHAR	
0049 3063	0193	movlw	,α,	
004A 2065	0194	call	SEND_CHAR	
004B 3068	0195	movlw	,h,	
004C 2065	0196	call	SEND_CHAR	
004D 3069	0197	movlw	'i'	
004E 2065	0198	call	SEND_CHAR	
004F 3070	0199	movlw	,d,	
0050 2065	0200	call	SEND_CHAR	
	0201			
0051 30C0	0202	movlw	B'11000000'	; Address DDRam first character, second line
0052 2074	0203	call	SEND_CMD	
	0204			
	0205 ; Demons	Demonstration of t	the use of a tab	a table to output a message
0053 3000	0206	movlw	0	;Table address of start of message
	0207 dispmsg			
0054 00B0	0208	movwf	TEMP1	;TEMP1 holds start of message address
0055 209B	0209	call	Table	
0056 39FF	0210	andlw	0FFh	; Check if at end of message (zero
0057 1903	0211	btfsc	STATUS, Z	returned at end)
0058 285D	0212	goto	out	
0059 2065	0213	call	SEND_CHAR	Display character
	0214	movf	TEMP1, w	;Point to next character
	0215	addlw	П	
005C 2854	0216	goto	dispmsg	
	0217 out			
	0218 loop			
005D 285D	0219	goto	loop	;Stay here forever
	0220 ;			
	0221 ;			
	0222 INIT_DISPLAY	SPLAY		
005E 300C	0223	MOVLW	DISP_ON	; Display On, Cursor On
005F 2074	0224	CALL	SEND_CMD	; Send This command to the Display Module
0060 3001	0225	MOVLW	CLR_DISP	; Clear the Display
0061 2074	0226	CALL	SEND_CMD	; Send This command to the Display Module
0062 3006	0227	MOVIN	ENTRY INC	; Set Entry Mode Inc., No shift
	0227	T I V	SEND CMD	. Send This command to the Display Module
	0			

```
; 4-bit transfers on the high nibble of the PORT
                                                                                    ; 4-bit transfers on the low nibble of the PORT
                                                                                                            00B6
2083
0E36
390F
 0064 0008
                                                                                                            0065
0066
0067
0068
```

```
; 4-bit transfers on the high nibble of the PORT
                                                                                                                                   *******************
                                                                                                                                                                                                  Character to be sent is in Wait for LCD to be ready
                                                                                                                                             ;* SEND_CHAR - Sends character contained in register W to LCD
 Send data to LCD
Set LCD to read
Set LCD to data mode
toggle E for LCD
                                                                                                                                                                                                                           Send data to LCD
Set LCD in read mode
Set LCD in data mode
toggle E for LCD
                                                                                                                                                                                                                                                                                                                                      This routine splits the command into the upper and lower
                                                                                                                                                                                                                                                                                                                                              nibbles and sends them to the LCD, upper nibble first. The data is transmitted on the \mbox{PORT}\ensuremath{^{<}}3:0\ensuremath{^{>}} pins
                                                     ; Get lower nibble
; Send data to LCD
; toggle E for LCD
                                                                                                                                                       This routine sends the entire character to the PORT
                                                                                                                                                               ;* The data is transmitted on the PORT<7:0> pins
                                                                                                                                                                                                                                                                                                                                                                                ; 4-bit Data transfers?
                                                                                                                                                                                                                           LCD_DATA
LCD_CNTL, R_W
LCD_CNTL, RS
LCD_CNTL, E
LCD_CNTL, E
          RREE
N
N
                                                                                                                                                                                                                                                                                                                             ;* SendCmd - Sends command to LCD
                                                                                                                                                                                                  CHAR
BUSY_CHECK
                           LCD_CNTL,
                                                                       LCD_CNTL,
                                    LCD_CNTL,
                                                                                LCD_CNTL,
                                                               LCD_DATA
                                              CHAR, W
                                                                                                                                                                                                                    CHAR, w
                                                      0x0F
                                                                                                                                                                                                                                                                                                                                                                                 if ( Four_bit )
                                                                                                                                                                                                         CALL
MOVF
MOVWF
BCF
BSF
BSF
BCF
RETURN
 MOVWF
BCF
BSF
BSF
BCF
MOVF
ANDLW
MOVWF
BSF
BSF
BCF
0315
                                                                                                                                                                                                                                                                                                                                      0316
                                                                                                                                                                                                                                                                                                                                              0317
 0086
1085
11605
11405
1005
00836
00836
11405
0008
0069
0068
0066
0066
0071
0072
```

```
; 4-bit transfers on the low nibble of the PORT
        Character to be sent is in Wait for LCD to be ready
                                                                                                                                                                                                                                                          Character to be sent is in Wait for LCD to be ready
                                                                                        Get upper nibble
Send data to LCD
Set LCD to read
Set LCD to command mode
toggle E for LCD
                                                                                                                                                                                                                                                                                                            Set LCD to read
Set LCD to command mode
toggle E for LCD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0371 ;* SEND_CND - Sends command contained in register W to LCD 0372 ;* This routine sends the entire character to the PORT 0373 ;* The data is transmitted on the PORT<7:0> pins
                                                                                                                                                              Get lower nibble
Send data to LCD
toggle E for LCD
                                                                                                                                                                                                                                                                                                                                                               Get lower nibble
Send data to LCD
toggle E for LCD
                                                                                                                                                                                                                                                                                        Get upper nibble
Send data to LCD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;* This routine sends the entire character to the PORT;* The data is transmitted on the PORT<7:0> pins
;* SEND_CMD - Sends command to LCD
                                                                                                                                                                                                                                                                                                            LCD_CNTL, R_W
LCD_CNTL, RS
LCD_CNTL, E
LCD_CNTL, E
                                                                                                  LCD_CNTL,R_W
LCD_CNTL,RS
LCD_CNTL,RS
LCD_CNTL,E
                                                                                                                                                                                   LCD_CNTL, E
LCD_CNTL, E
                                                                                                                                                                                                                                                                   BUSY_CHECK
                                                                     BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                                                                   LCD_CNTL,
                                                                                                                                                                                                                                                                                                  LCD_DATA
                                                                                                                                                                           LCD_DATA
                                                                                                                                                                                                                                                                                                                                                                        LCD_DATA
                                                                                                                                                                                                                                                                                                                                                     CHAR, W
                                                                                                                                                                                                                                                                               CHAR, W
                                                                                CHAR, w
                                                                                                                                                     CHAR, w
                                                                                                                                                                0xF0
                                                                                          0xF0
                                                                                                                                                                                                                                                                                        0x0F
                                                                                                                                                                                                                                                                                                                                                                0×0F
                                                                                                                                                                                                                                                         MOVWF
CALL
SWAPF
ANDLW
MOVWF
BCF
BCF
BSF
BCF
                                                                               MOVF
ANDLW
MOVWF
BCF
BCF
BCF
BSF
BCF
SWAPF
ANDLW
MOVWF
                                                                                                                                                                                                                                                                                                                                                              ANDLW
                                                                                                                                                                                                                             else
                                                                   03334
0334
0334
0335
0335
0337
0338
0340
0341
0344
0345
0346
0347
0348
0348
0352
0352
0354
0355
0356
0356
0366
0367
0368
0369
0369
0369
                                                 SEND_CMD
                   0328
0329
0330
0331
0332
                                                                                                                                                                                                                                                         0074 00B6
0075 2083
0077 29B6
0078 0086
0079 1085
0079 1105
0077 105
0075 0086
0075 0086
0082 1405
0076 0836
0077 0836
0082 0088
```

```
; Read upper nibble busy flag, DDRam address; Mask out lower nibble
                                                                                                                                                                                                                                                                                                            Read lower nibble busy flag, DDRam address
                                                                                                                               ; 4-bit transfers on the high nibble of the PORT
                                                                                                                                              ************************
                                                                                                                                                                      ;* TEMP - Returned with busy/address;
                                                                                                                                                                                                                                                                                             ; Toggle E to get lower nibble
                                                                                                                                                                                                                                                                                                                                  Check busy flag, high = busy
                                                                                                                                                                                                                            ; Select Register page 0
; Set LCD for Command mode
; Setup to read busy flag
; Set E high
; Set E low
         ; Command to be sent is in ; Wait for LCD to be ready
                                         ; Set LCD in read mode
; Set LCD in command mode
; toggle E for LCD
                                                                                                                                                                                                                                                                                                                                                           ; Select Register page 1
                                                                                                                                                      ;* This routine checks the busy flag, returns when not busy
                                                                                                                                                                                                                                                                                                                    Mask out upper nibble
                                                                                                                                                                                                       ; Select Register page ; Set Port_D for input
                                 ; Send data to LCD
                                                                                                                                                                                                                                                                                                                            Combine nibbles
                                                                                                                ; 4-bit Data transfers?
                     CHR, W
LCD_DATA
LCD_CNTL, R_W ;
LCD_CNTL, RS ;
TO CNTL, E
                                                                                                                                                                                                                            STATUS, RPO
LCD_CNTL, RS
LCD_CNTL, R_W
LCD_CNTL, E
LCD_CNTL, E
LCD_DATA, W
0xF0
                                                                                                                                                                                                                     LCD_DATA_TRIS
                                                                                                                                                                                                                                                                                                                                                   LCD_CNTL, R_W
                                                                                                                                                                                                                                                                                          LCD_CNTL, E
LCD_CNTL, E
LCD_DATA, w
0x0F
TEMP
                                                                                                                                                                                                     STATUS, RPO
0xFF
                                                                                                                                                                                                                                                                                                                                                           STATUS, RPO 0x0F
         CHAR
BUSY_CHECK
CHAR, w
                                                                                                                                                                                                                                                                                                                                           BUSY_CHECK
                                                                                                                                                                                                                                                                                                                                   TEMP, 7
                                                                                                                                                                                                                                                                                    TEMP
                                                                                                                               if ( Data_HI )
                                                                                                                if ( Four_bit )
         MOVWF
CALL
MOVF
MOVWF
BCF
BCF
BSF
BCF
BCF
RETURN
                                                                                                                                                                                                      Affects:
                                                                                                                      endif
  SEND_CMD
```

```
Read upper nibble busy flag, DDRam address Mask out lower nibble
                                                                                                                                                                       Read lower nibble busy flag, DDRam address
                                                                                                                                                                                                                       ; RB7 - 4 = inputs, RB3 - 0 = output ; Bank 0
                          of the PORT
                                                         *************************
                                                                                                                                                                                         Check busy flag, high = busy
                                                                                                                                                           Toggle E to get lower nibble
                                                                                                                                                                                                                                                                                                  *****************
                                                                                                      Bank 0
Set LCD for Command mode
                                                                                                                    Setup to read busy flag
; Set Port_D for output
; Select Register page 0
                          low nibble
                                             This routine checks the busy flag, returns when not busy
                                                                                                                                                                                                                                                                              1465 ;* This routine checks the busy flag, returns when not busy
                                                                                                                                                                              Mask out upper nibble
                                                                                                                                                                                                If busy, check again
                                                                                          ; Set PortB for input
                                                                                                                                                                                     Combine nibbles
                          ; 4-bit transfers on the
                                                                                                                          Set E high
Set E low
                                                                                                                                                                                                               Bank 1
                                                                                    ; Bank 1
                                                                                                                                                                                                                                                                                           TEMP - Returned with busy/address
                                                                                                             LCD_CNTL, RS
LCD_CNTL, R_W
LCD_CNTL, E
 LCD_DATA_TRIS
STATUS, RP0
                                                                                                 LCD_DATA_TRIS
                                                                                                                                                                                                        LCD_CNTL, R_W
                                                                                                                                                                                                                           LCD_DATA_TRIS
                                                                                                                                 LCD_CNTL, E
LCD_DATA, W
                                                                                    STATUS, RPO
                                                                                                                                                                                                               STATUS, RPO
                                                                                                                                                                                                  BUSY_CHECK
                                                                                                                                        LCD_DATA, 0xF0
                                                                                                                                                                 LCD_CNTL,
                                                                                                                                                           LCD_CNTL,
                                                                                                                                                                       LCD_DATA,
                                                                                                                                                                                     TEMP, F
                                                                                                                                                                                            TEMP, 7
                                                                                                                                                    TEMP
                                                                                                                                                                               0x0F
MOVWF
BCF
RETURN
                                                                                    else
                                                     Affects:
                                                                                                                                                                                                                                                                                     Affects:
                                                                             BUSY_CHECK
                                                                                                                                                                                                                                                                                                               BUSY_CHECK
0464
                                                                                          30FF
0086
0086
11283
11105
11405
1005
0085
0085
0085
0085
0085
0085
                                                                                                                                                                             390F
04B5
1BB5
2883
1085
                                                                                                                                                                                                                    30F0
0086
1283
0008
                                                                                                                                                                                                              1683
                                                                                    000883
```

```
"Warning - User Definded: Table Table crosses page boundry in computed jump"
                                                                                                                                  ; Read busy flag, DDram address
                                                ; Select Register page 0
; Set LCD for command mode
; Setup to read busy flag
; Set E high
; Set E low
                                                                                                                                                                     ; Check busy flag, high=busy
                                                                                                                                                                                                                                                                                                                                                                         Jump to char pointed to in W reg
   Select Register page 1
Set port_D for input
                                                                                                                                                                                                                                                    Set port_D for output
Select Register page 0
                                                                                                                                                                                                                       ; Select Register page
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              if ( (Table & 0xOFF) >= (Table_End & 0xOFF) )
MESSG "Warning - User Definded: Table c
                                                STATUS, RP0
LCD_CNTL, RS
LCD_CNTL, R_W
LCD_CNTL, E
                                                                                                                                                                                                                                  0x00
LCD_DATA_TRIS
STATUS, RP0
                                                                                                                                                                                                      LCD_CNTL, R_W
STATUS, RP0
                                  LCD_DATA_TRIS
                                                                                                                                   LCD_DATA, w
 STATUS, RP0
0xFF
                                                                                                                                                                                     BUSY_CHECK
                                                                                                                                                                     TEMP, 7
                                                                                                                                                    TEMP
                                                                                                                                                                                                                                                                                                                                                                       retlw
retllw
                                                                                                                                                                                                                                                                                                                         endif
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Table_End
0471
0472
0473
0474
0476
0477
0480
0480
0481
0481
0488
0488
0488
0489
0489
0489
0499
0497
0497
0497
0490
0500
                                                                                                                                                                                                                                                                                                                                                                       0009B
0009C
0009E
0009E
0009C
000A2
000A5
000A8
000A8
000AB
000AB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               00B0
```

```
PAGE 14
                                                                                                                                                                                                                                                                                                                 Special Function Register data memory locations in Bank 1, are specified by their true address in the file C74_REG.H. The use of the MPASM assembler will generate a warning message, when these lables are used with direct addressing.
                                                                                                                                                                                                                               6-8-1994 5:29:26
                                                                                                                                                                                                                                                                                                                                                           LM032L.ASM
                                                                       end
                                                                                                                                                                                                                                                                                                                                                                                                   All other memory blocks unused.
                                                                                                                                                                                                                                                                                        MEMORY USAGE MAP ('X' = Used,
                                                                                                                                                                                                                              MPASM 00.00.68 Intermediate
0522
0521
0522
0523
0524
0524
0525
0526
0527
                                                                                                                                                                                                                                                                                                                                                                                                                                                13
```

endif

# APPENDIX E: LM032L.H

; This is the		ile	for the real	time clock application note
		PROGRAM: Revision:	CLOCK.H 5-10-94	
******	*****	*****	*****	************************
; This is used	for	the ASSEMBLER to	recalculate	certain frequency
; dependant variables. The value ; reflect the frequency that the	ariables. frequenc	The value of y that the de	Dev_Freg mu vice actual]	dependant variables. The value of Dev_Freq must be changed to reflect the frequency that the device actually operates at.
; Dev_Freq		EQU	D'4000000'	; Device Frequency is 4 MHz
DB_HI_BYTE		EQU	))) HDIH)	(HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
LCD_INIT_DELAY		EQU	(HIGH ((	((( $Dev\_Freq$ / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
INNER_CNTR		EQU	40	; RAM Location
OUTER_CNTR		EQU	41	; RAM Location
T10SO		ЕДИ	0	; The RCO / TlOSO / TlCKI
RESET V		EOU	000000	; Address of RESET Vector
ISR V		EOU	0×0004	; Address of Interrupt Vector
PMEM_END		EQU	0×07FF	; Last address in Program Memory
TABLE_ADDR		пŏн	$0 \times 0400$	; Address where to start Tables
, HR MIN SW		EOU	0×7	; The switch to select the units
INC_SW		тõп	0x6	; The switch to increment the selected units
CLR_MIN_SW		EQU	0×5	
, FLAG_REG ;		ЕДИ	0×0×0	; Register which contains flag bits
1				
, AM .	 	KEY_INPUT	 	MIN_UNIT   HR_UNIT
	_		_	†
AM .		EQU	0×07	; Flag to specify if AM or PM
KEY_INPUT		ЕДИ	0×04	; Flag to specify if doing key inputs
TIMI NIM		EOI1	0×01	: Flags to specify which units to operate on
HR_UNIT		EQU	00×0	(HRS, MIN, or none)
, HRS		EQU	0×0×0	; Holds counter value for HOURS
MIN		EQU	$0 \times 031$	
SECS		EQU	$0 \times 032$	; Holds counter value for SECONDS

```
Temporary register, Holds Most Significant Digit of BIN to BCD conversion Temporary register, Holds Least Significant Digit of BIN to BCD conversion Temporary register
                                  Temporary register, Holds value to send to LCD module.
                                                       Counter that holds wait time for key inputs
                                                                                                                                                                                                          Least Significant 7-bit are for address
Upper Left coner of the Display
                                                                                                            Display on
Display on, Cursor on
Display on, Cursor on, Blink cursor
Display off
Clear the Display
    0x033
0x034
0x035
0x036
                                                                                                           0x00C
0x00E
0x00F
0x001
0x001
0x000
0x007
0x00 0
0x00 0
                                                                                                                                                                                                                                                      list
    EQU
EQU
EQU
EQU
EQU
                                                                                                             ; LCD Module commands
                                                                                                           DISP_ON
DISP_ON_C
DISP_ON_B
DISP_OFF
CIR_DISP
ENTRY_INC
ENTRY_INC_S
ENTRY_DEC
ENTRY_DEC
ENTRY_DEC
DO_RAM_ODR
                                               ;
WAIT_CNTR
    MSD
LSD
TEMP
CHAR
```

# Interfacing to an LCD Module

NOTES:



# **AN580**

## Using Timer1 in Asynchronous Clock Mode

### INTRODUCTION

This application note discusses the use of the Timer1 module, of the PIC16CXX family, for an asynchronous clock. The Timer1 module has it own oscilator circuitry, which allows the timer to keep real time, even when the device is in sleep mode. When the device is in sleep, the oscillator will continue to increment Timer1. An overflow of Timer1 causes a timer1 interrupt (if enabled) and will wake the processor from sleep. The interrupt service routine, then can do the desired task.

### **OVERVIEW**

Timer1 is a 16-bit counter with a 2-bit prescaler. Timer1 can be incremented from either the internal clock, an external clock, or an external oscillator. Timer1 can be configured to synchronize or not synchronize the external clock sources. The asynchronous operation allows timer1 to increment when the device is in sleep. Figure 1 is a block diagram of Timer1.

To set up Timer1 for asynchronous operation the timer1 control register (T1CON) must have the following bits configured:

- TMR1CS set (external clock source)
- T1CKS<1:0> configured for the desired prescaler
- T1INSYNC set (asynchronous operation)
- TMR1ON set (enables Timer1)
- · Set T1OSCEN, if using an external oscilator

In asynchronous operation, if the clock source is an external clock, the clock must be on the T1CKI pin. If the clock source is a crystal oscillator, the crystal is connected accross the T1OSO and T1OSI pins. Please refer to the device Data Sheet for recommended capacitor selection for the Timer1 oscillator.


When using Timer1 in asynchronous mode, the use of an external clock minimizes the operating and sleep currents. This is because the oscillator circuitry is disabled. Though the external clock may give the lower device currents, the use of a crystal oscillator may lead to lower system currant consumption and system cost.

System current consumption can also be reduced by having the timer1 overflow interrupt wake the processor from sleep at the desired interval, With a 32.768 KHz crystal, Timer1's overflow rate ranges from 2 to 16 seconds, depending on the prescaler chosen. Table 1 shows timer1 overflow times for various crystal frequencies and prescaler values.

**TABLE 1: TIMER1 OVERFLOW TIMES** 

		Frequency (KF	łz)
Prescaler	32.768	100	200
1	2 Seconds	0.655	0.327 Seconds
2	4 Seconds	1.31 Seconds	0.655 Seconds
4	8 Seconds	2.62 Seconds	1.31 Seconds
8	16 Seconds	5.24 Seconds	2.62 Seconds

### FIGURE 1: TIMER1 BLOCK DIAGRAM



# **Using Timer1 in Asynchronous Clock Mode**

As can be seen the 32 Khz crystal, gives very nice overflow rates. These crystals, refered to as watch crystals, also can be relativly inexpensive. In many applications the 2 second overflow time, of a 32 KHz crystal, is too long. An easy way to reduce the the overflow time is during the interrupt service routine, to load the TMR1H register with a value. Table 2 shows the overflow times, depending on the value loaded into the TMR1H register and a prescaler of 1.

TABLE 2: TMR1H LOAD VALUES / TIMER1 OVERFLOW TIMES

TMR1H Load Value	Overflow Time (@ 32.768 KHz)
	(3 02 002)
80 h	1 Second
C0 h	0.5 Seconds
E0 h	0.25 Seconds
F0 h	0.125 Seconds

Note: The loading of either TMR1H or TMR1L causes the prescaler to be cleared. When Timer1 is in operation, extreme care should be taken in modifying either the TMR1H or TMR1L registers, since this automatically modifies the prescaler to 1.

The code segment shown in Example 1 initializes the Timer1 module for asynchronous mode, enables the Timer1 interrupt, and the interrupt service routine loads the TMR1H register with a value.

### **CONCLUSION**

Timer1 gives designers a powerful timebase function. The asynchronous operation and oscillator circuitry gives designers the ability to easily keep real time, while minimizing power consumption and external logic.

Author: Mark Palmer - Sr. Application Engineer Logic Products Division

# **Using Timer1 in Asynchronous Clock Mode**

### **EXAMPLE 1: TIMER1 CODE SEGMENT FOR ASYNCHRONOUS OPERATION**

```
0x000
                    START
Reset_V
            GOTO
            0 \times 004
      org
PER_INT_V
            BCF
                    STATUS, RP0
                   PIR1, TMR1IF ; Timer 1 overflowed?
T1_OVRFL ; YES, Service the Timer1 Overflow Interrupt
            BTFSC
            GOTO
; Should NEVER get here
                                   ; NO, Unknown Interrupt Source
                    PORTD, 1
                                    ; Toggle a port pin to indicate error
            BCF
                    PORTD, 1
            GOTO
                    ERROR1
T1_OVRFL
            BCF
                    PIR1, TMR1IF ; Clear Timer 1 Interrupt Flag
            MOVLW
                    0x80
                                   ; Since doing key inputs, clear TMR1
            MOVWF
                    TMR1H
                                   ; for 1 sec overflow.
                                   ; Do Interrupt stuff here
            RETFIE
                                   ; Return / Enable Global Interrupts
START
                                   ; POWER_ON Reset (Beginning of program)
            CLRF
                    STATUS
                                   ; Do initialization (Bank 0)
            BCF
                    T1CON, TMR1ON ; Timer 1 is NOT incrementing
                                   ; Do Initialization stuff here
                                   ; TIM1H:TMR1L = 0x8000 gives 1 second
            M.TVOM
                    0x80
            MOVWF
                    TMR1H
                                   ; overflow, at 32 KHz.
            CLRF
                    TMR1L
                    INTCON
            CLRF
            CLRF
                    PTR1
                    STATUS, RPO
                                 ; Bank 1
            BSF
            CLRF
                    PTE1
                                   ; Disable all peripheral interrupts
    if ( C74_REV_A )
                                   ; See PIC16C74 Errata
                    TRISC, T10S0 ; RC0 needs to be input for the oscillator to function
            BSF
    endif
            BSF
                   PIE1, TMR1IE ; Enable TMR1 Interrupt
; Initialize the Special Function Registers (SFR) interrupts
            BCF
                    STATUS, RP0
                                   ; Bank 0
            CLRF
                    PIR1
                    INTCON, PEIE ; Enable Peripheral Interrupts
            BSF
            BSF
                    INTCON, GIE
                                  ; Enable all Interrupts
            MOVLW
                    0x0E
            MOVWF
                    T1CON
                                   ; Enable T1 Oscillator, Ext Clock, Async, prescaler = 1
                    T1CON, TMR1ON ; Turn Timer 1 ON
            BSF
            SLEEP
ZZZ
                                   ; Sleep, wait for TMR1 interrupt
            GOTO
```

# **Using Timer1 in Asynchronous Clock Mode**

NOTES:



# **AN582**

#### **Low-Power Real Time Clock**

#### INTRODUCTION

This application note implements a low-power real time clock using the Timer1 module of the PIC16CXX family of processors. Timer1 can operate from its own crystal source, which allows the timer to increment while the device is in sleep mode. The device is placed into sleep to minimize the current consumption. Only the events that require processing will wake the device from sleep. These are a key input and a Timer1 overflow.

#### **OPERATION**

Upon power-up, the device goes into an initial state. This state sets the display to 12:00 PM and waits for Timer1 to generate an interrupt (every second). The Timer1 overflow interrupt wakes the device from sleep This causes the time registers (HRS, MIN, SECS) to be updated. If the SECS register contains an even value (SECS<0> = 0), the colon (":") is not displayed. This gives a visual indication for each second.


There are three keys for the setting of the clock. The SELECT\_UNITS Key (S1) selects which units are to be modified (hours, minutes, off). The selected units are blanked for a second then flashed for one second. The INC Key (S2) increments the selected units. While incrementing, the selected units are displayed. After a key has not been depressed for more then one second,

the selected units will begin to flash. The CLR\_MIN Key (S3) clears the minutes and seconds. CLR\_MIN is useful for exactly setting the time to the "top of the hour" as announced in radio broadcasts. After the INC or SELECT\_UNITS keys are depressed, the user has ten seconds to depress the next key. After no key has been depressed for ten seconds, the unit returns to the clock mode.

To simplify the design time, a standard Hitachi LCD display module is used. In most applications requiring a LCD display, a custom LCD display is used. The LCD interface software would need to be modified to suit the specific LCD display driver being used.

Figure 1 is a block diagram of the design. RA<2:0> are the control signals to the LCD display, RB<3:0> is the 4-bit data bus, and RB<7:5> is the input switches. The OSC1 pin is connected to an RC network, which generates approximately a 4 MHz device frequency. The device frequency does not need to be stable, since the Timer1 module operates asynchronously. This allows the device's oscillaor to be configures for RC mode. This oscillator mode is the least expensive and has the quickest start-up time. Timer1 is where the accurate frequency is required. This crystal is connected to the T1OSI and T1OSO pins. A good choice for a crystal is a 32.786 KHz (watch) crystal. Table 1 is a list of the components and their part number.

FIGURE 1: CLOCK BLOCK DIAGRAM



### **Low-Power Real Time Clock**

Relative to most microelectronics, the LCD's are slow devices. A good portion of the time spent in the Interrupt Service Routine, is talking to and updating the LCD module. To minimize power consumption, the device should be in the sleep mode as much as possible.

By using the conditional assemble, if a flag (called Debug) is true, the total time spent in the subroutine can be seen on the PORTD<0> pin (the high time). Measuring this time on an oscilloscope displayed a typical time of 800 uS that the device is awake. This 800 uS operation is out of the 1 second time that the device needs to service the interrupt (a TMR1 overflow).

The accuracy of a real time clock using Timer1 depends on the accuracy of the crystal being used. The more accurate the crystal, the higher the cost. So as always there is a cost / performance trade-off to be made. A crystal rated with an accuracy of 20 PPM (parts per million), could cause an error of about 1.7 seconds per day. For many applications, this should be adequate (said from someone who doesn't wear a watch).

The program presented here shows one method for a real time clock. Trade-offs between code size, current consumption and desired operation have been made. Some possible alternative implementations are:

- When displaying the time, update only the characters that changed.
- 2. Turn off the display during sleep
- LCD module data interface of 8-bits, not the 4-bit interface.

Alternative 1 can reduce the time awake, by keeping track of which characters need to be updated. The majority of the time it will be only the position which contains either the ":" or the "". Next would be the ones place of the minutes, then the tens place of the minutes, etc. The display would only need to be completely updated 2 times every 24 hrs. This would reduce the amount of time talking with the LCD display at the cost of some program / data memory.

Depending on the requirements of the application and the characteristics of the display, alternative 2 could be implemented by turning the power off and on (at a given rate) to the display. This technique may lead to a lower system current consumption. Evaluation upon the desired display / display driver is recommended.

Alternative 3 uses the LCD module in an 8-bit mode, will reduce the size of the display routines (save about 20 words of program memory) at the cost of four additional I/O lines. For some applications this may be a good trade off to get the additional program memory space. The percentage of operating time saved is slight and should not give substantial power savings.

TABLE 1: LIST OF COMPONENTS<sup>†</sup>

Description	Part Number	Manufacturer	Quantity
LCD Module (2 x 20 Characteristics)	LM032L	Hitachi	1
Switches	EVQPADO4M	Panasonic	4
Microcontroller	PIC16C64 / 74	Microchip	1
32.768 KHz Crystal	NC26 / NC38	FOX	1
4 MHz Crystal	ECS-40-20-1	ECS	1

<sup>†</sup> Most components available from DigiKey.

#### 3

#### **CONCLUSION**

The Timer1 module allows many applications to include a real time clock at minimal system cost. This time function can be useful in consumer applications (display time) as well as in industrial applications (data time stamp). The accuracy of the time is strictly dependent on the accuracy of the crystal. Table 2 shows the program resource requirements.

TABLE 2: PROGRAM RESOURCE REQUIREMENTS

	Resource		Words / Bytes	Cycles
	Initialization		61	61
Program Memory	Clock Operation	Increment Time W.C.	106	35 + Display
		Key Input W.C.	100	35 + Display Time
	Display‡		208	526†
Data Memory	Variables		5	N.A.
	Scratch RAM		4	N.A.

<sup>†</sup> Dependent on LCD Module (re: BUSY\_CHECK subroutine)

Author: Mark Palmer - Sr. Application Engineer Logic Products Division

<sup>‡</sup> Assumes worst case numbers and best case response from LCD module.

# APPENDIX A: SOURCE CODE LISTING (CLOCK\_01.LST)

2	D	CLOCK.ASM 5-1	5-13-1994	13:11:9	PAGE 1
LOC OBJECT CODE	LINE	LINE SOURCE TEXT			
	0001	LIST	P = 16	16C74, F = INH	INHX8M, n = 66
	7 000	**********	** * * * * *	****	**************************
	0004				
	0002	; This program	impleme	nts a real ti	This program implements a real time clock using the TWR1 module of the
	9000	; PIC16Cxx fam	ily. A L	CD display mo	PIC16Cxx family. A LCD display module is used to display (update) the
	0007	; time every s	econd. T	hree keys are	time every second. Three keys are used to set the time.
	0008				
	6000	; Progra	Program = CLOCK.ASM	K.ASM	
	0010	; Revisi	Revision Date:	5-15-94	
	0011				
	0012	*********	*****	*********	****************************
	0013				
	0014				
	0015	; HARDWARE SETUP	UP		
	0016	; LCD Control Lines	l Lines		
	0017	; RAO = E		(Enable)	
	0018	$RA1 = R_W$		(Read/Write)	
	0019	RA2 = RS	_	(Register Select)	(t)
	0020	; LCD Data Lines	ines		
	0021	; RB<3:0>	^		
	0022	; Switch Inputs	uts		
	0023	; RB7 =	Select H	RB7 = Select Hour / Minute / Off	/ Off
	0024	; RB6 =	Incremen	= Increment Hour / Minute	Ite
	0025	; RB5 =	Reset Mi	Reset Minutes to 00	
	0026	.,			
	0027	NI	CLUDE <c< td=""><td>INCLUDE <c74_reg.h></c74_reg.h></td><td></td></c<>	INCLUDE <c74_reg.h></c74_reg.h>	
	0233				
	0027				
	0028	NI	INCLUDE <clock.h></clock.h>	LOCK.h>	
	0028				
	0029	.,			
9000		LCD_DATA	EQU	PORTB	; The LCD data is on the lower 4-bits
0086	0031	LCD_DATA_TRIS	EQU	TRISB	; The TRIS register for the LCD data
0000		LCD_CNTL	EQU	PORTA	; Three control lines
( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (			i i	Į P	
0000	0034	PICMaster	EQU	FALSE	; A Debugging Flag
0000	0035	Debug	EQU	FALSE	; A Debugging Flag

; A Debugging Flag	RESET	; RESET vector location	; Bank 1 : Dower-in reset?	YES TOWER :	; NO, a WDT or MCLR reset		is the Periperal Interrupt routine. Need to determine the type	of interrupt that occurred. The following interrupts are enabled:		11F)	; Interrupt vector location			; Set high, use to measure total	; time in Int Service Routine		; Bank 0	; Timer 1 overflowed?	; YES, Service the Timerl Overflow Interrupt	; NO, Did PORTB change?	; NO, Error Condition - Unknown Interrupt		; Are any of PORTB's inputs active?		; Keep only the 3 switch values		; This is the debounce delay		•						; Keep only the 3 switch values		; Is the Zero bit set?	; (switches were the same on 2 reads)	; NO, Try another read	; YES, need to see which is depressed.		; Since doing key inputs, clear TMR1
TRUE	termine type of	RESET_V	STATUS, RPO	START	OTHER RESET	l	eral Interrupt	occurred. The	e (RBIF)	TMR1 Overflow Interrupt (TlIF)	۸			PORTD, 0			STATUS, RPO	PIR1, TMR11F	T1_OVRFL	INTCON, RBIF	ERROR1			PORTB, W	0xE0	TEMP	DB_HI_BYTE	MSD	LSD	LSD	KB_D_LP1	MSD	KB_D_LP1	PORTB, W	0×E0	TEMP, F	STATUS, Z		DEBOUNCE	TEMP		0×80
Debug_PU EQU	; Reset address. Determine type ;	org	RESET BSF	GOTO	GOTO		; This is the Perip	; of interrupt that		; 2. TMR1 Overfl	org ISR_V	PER_INT_V	if ( Debug	jsq	endif		BCF	BIFSC	GOTO	BTFSS	GOTO		PORTB_FLAG	MOVF	ANDLW	DEBOUNCE MOVWF	MOVLW	MOVF	CLRF	KB_D_LP1 DECFSZ	GOTO	DECESZ	GOTO	END_DELAY MOVF	ANDLW	SUBWF	BTFSS		GOTO	KEY_MATCH MOVWF		MOVLW
_	0039		0042 1	0044	0045	0046	0047	0048	0049	0050			0022	9500	0057	8500	0029	0900	0061	0062	00083	0064		9900	1900		6900	0000	0071		0073	0074	0075		7 4 0 0	0078	6400	0800	0.081	0082	0083	0084
0001			0000 1683	0001 188E 0002 290C																	0008 28D0			9080 6000	000A 39E0										0014 39E0	0015 02B5	0016 1D03		0017 280B	0018 00B5		0019 3080

for 1 sec overflow.  Clear Timer 1 Interrupt Flag  Is the hour-min-off switch depressed?  YES, specify the units selected  Is the inc switch depressed?  YES, Increment the selected Units  YES, Increment the selected Units  YES, clear minute switch depressed?	i No key match occured, or finished with PortB interrupt and need to clear interrupt condition.  CLR_RB	Return / Enable Global Interrupts ; ; WAIT_CNTR has LSb set after each SELECT UNIT key press. ; INPUT; ; Flash the Display of the selected unit	<pre>% WAIT_CNTR is cleared to zero after each key press. % Are the hour units selected? % YES, Increment the hour units % Are the minute units selected? % NO, Not a valid key. Clear flags % YES, Increment the minute units</pre>	This is Decimal 60 MIN - 60 = ? MIN - 60 = ? MIN = 60? NO, display time NO, display time MIN = 0 (use code from CLR_MIN) MIN = 0 Clear the seconds Clear timer 1, for 1 sec overflow  Clear the TMR1 overflow interrupt.
TWRIH TWRIL PIRI, TWRIIF ; CLA TEMP, HR_MIN_SW ; SELECT_UNITS TEMP, INC_SW ; INC_UNIT ; TEMP, CLR_MIN_SW ;	red, or finished wit]  ; No RB<7  PORTB, F ; Cl, INTCON, RBIF ; Cl)  PORTD, 0 ; Set lo	; Return OXFF WAIT_CNTR FLAG_REG, F FLAG_REG, KEY_INPUT DISPLAY	WAIT_CNTR FLAG_REG, HR_UNIT INC_HRS FLAG_REG, MIN_UNIT CLR_RB MIN, F	0x3C MIN, W STATUS, Z DISPLAY MIN MIN Ox04 SECS Ox80 TWRIL TIMRIL PIRI, TWRIL
MOVWF CIRP BCF BTFSS GOTO BTFSS GOTO BTFSS	ino key match occu curre Move BCF if (Debug bcf	0104 REFFIE 0105; REFFIE 0107 SELECT_UNITS MOVIM 0109 MOVWF 01110 ESF 0111 GOTO 0113;	CUNIT CLRF BTFSC GOTO BTFSS GOTO INCF	MOVIM SUBWF BTFSS GOTO CLR_MIN MOVIM MOVIM MOVIW MOVIW MOVIW MOVIM
00 88 7 00 88 8 7 00 9 8 8 9 0 0 9 9 9 9 9 9 9 9 9 9 9 9		0104 0105 ; 0108 0108 0109 0110 0111	0114 INC_0NIT 0115 0116 0117 0118 0120 ;	
001A 008F 001B 018E 001C 100C 001D 1FB5 001E 1F35 0020 282B 0021 1EB5 0022 2835	0023 0886 0024 100B	0025 0009 0026 30FF 0027 00C0 0028 0AA0 0029 1620 002A 2875	002B 01C0 002C 1820 002D 285C 002E 1CA0 002F 2823	

WAIT_CNTR is cleared to zero after each key press.  Is the clear minute switch depressed?  NO. Rollover from increment key  YES, Clear ALL relevant flags  ;	<pre>; Clear Timer 1 Interrupt Flag ; Are we using the key inputs? ; NO, Need to Increment the time ; YES, ; Has the 10 Sec wait for key expired? ; Is the result 0? ; Is the result 0? ; YES, Clear WAIT_CNTR ; ;</pre>	Second Overflow  = 60d	It is now 12:00, Toggle AM / PM Need to check if HRS = 13 Was it AM or PM Was PM, Needs to be AM It is PM It is AM
WAIT_CNTR TEMP, CLR_MIN_SW DISPLAY FLAG_REG, MIN_UNIT FLAG_REG, HR_UNIT FLAG_REG, KEY_INPUT DISPLAY		FLAG_REG, MIN_UNIT  0x80  TWR1H  SECS, F  DISPLAY  0x04  SECS  MIN, F  Ox32  MIN, W  STATUS, Z  DISPLAY  F  Ox34  MIN, W  STATUS, Z  DISPLAY  F  Ox44  MIN, W  STATUS, Z  DISPLAY  F  Ox46  MIN, W  STATUS, Z  DISPLAY  F  Ox46  MIN  MIN  HRS, F  Ox46  THE  OX46  THE	W S. Z S.
CLRF BTFSC GOTO BCF BCF BCF GOTO	BCF BTFSS GOTO INCF MOVIW BUBWF BTFSS GOTO CLRF BCF	BCF MOVIM MOVWF INCF BTFSS GOTO MOVIM MOVWF INCF MOVIM SUBWF BTFSS GOTO CLRF	MOVLW SUBWF BIFSS GOTO BIFSS GOTO BCF GOTO BCF GOTO BCF GOTO BCF
0134 0135 0136 0137 0138 0139 0140 0141 ; 0144 71 0VRFL		0156 0157 ; 0158 ; 0159 INC_TIME 0160 0161 0163 0164 0165 0166 0167 0170 0170	01/3 0174 0175 0176 0177 0178 0180 0181 0181
003C 01C0 003D 1AB5 003E 2875 003F 10A0 0040 1020 0041 1220 0042 2875		004E 10A0 004F 3080 0050 008F 0051 0AB2 0053 21F32 0053 2044 0055 00B2 0056 0AB1 0057 303C 0058 0231 0059 1D03 0058 01B1	

	; Check if HKS = 13			•						; Display On, Cursor On	; Send This command to the Display Module	; Clear the Display	; Send This command to the Display Module	; Set Entry Mode Inc., No shift	; Send This command to the Display Module						INPUT ; Do we need to flash the selectected units?	; YES, we need to flash selected units	; NO, do a normal display		•			; This clears PCLATH, This table in 1st	; 256 bytes of program memory	; only HR_UNIT and MIN_UNIT bit can be non-zero		III:	ı	; 0 1 - Flash the hour units			; 11 - Need to clear FLAG_REG	; <hr_unit:min_unit></hr_unit:min_unit>	; 0 0 - Display everything.		$if$ ( UNIT_TBL & $0x0FF$ ) >= (UNIT_TBL_END & $0x0FF$ )	"Warning: Table UNIT_TBL crosses page boundry in computed jump"				
0	OXOD		STATUS, Z	DISPLAY	HRS	HRS, F	DISPLAY			DISP_ON	SEND_CMD	CLR_DISP	SEND_CMD	ENTRY_INC	SEND_CMD			DD_RAM_ADDR	SEND_CMD		FLAG_REG, KEY_INPUT	FLASH_UNITS	LOAD_HRS	LOAD_COLON	LOAD_MIN	LOAD_AM		PCLATH	FLAG_REG, W	0×03		PCL	NO_UNITS	HR_UNITS	MIN_UNITS		OXFC	FLAG_REG, F	NO_UNITS		& 0x0FF) >= (UN)	ning: Table UNI				
	CK_13 MOVLW	SUBWF	BTFSS	COTO	CLRF	INCF	OLOD		INIT_DISPLAY	MOVLW	CALL	MOVLW	CALL	MOVLW	CALL	RETURN	; DISPLAY	MOVLW	CALL		BTFSC	OLOS	CALL	CALL	CALL	GOTO	FLASH_UNITS	CLRF	MOVF	ANDLW	UNIT_TBL	ADDWF	GOTO	OLOS	COLOS	UNIT_TBL_END	MOVLW	ANDMF	GOTO		if (UNIT_TBL	SSG	endi f			
0183 ;		0185	0186	0187	0188	0189	0190	0191		0194	0195	0196	0197	0198	0199	0200	0201 ; 0202 DJ	0203	0204	0202 ;	0206	0207	0208	0209	0210	0211		0214	0215	0216		0218	0219	0220	0221	0222 UN	0223	0224	0225	0226 ;	0227	0228	0229	0230 ;	0231 ;	
				006A 2875	006B 01B0	006C 0AB0	006D 2875			006E 300C		0070 3001	0071 20E3	0072 3006	0073 20E3	0074 0008		0075 3080	0076 20E3							007C 28BB			007E 0820	007F 3903					0083 2893		0084 30FC		0086 289F							

	If WAIT_CNTR is odd,	nour algits are alsplayed as blank							WAIT_CNTR was even, display hour digits			: always on display all other character						Display hours	: always on			II WAIT_CNIK 18 OQQ,	minute digits are displayed as blank							WAIT CNTR was even, display minute digits					, to the state of	Dispiay all character							Load the Wreg with the value	to convert to BCD	Load the MSD value into the Wreg	Get the ASCII code	Send this Character to the Display	4	The Transment of the Wred	בניין בניין אמומן דייינין ייין און ניין
				•-	٠.	•-																					•-	•-									-	••	•-					٠.	•					
	WAIT_CNTR, 0		SKIP_BLK_HRS	-	SEND_CHAR		SEND CHAR	I	WAIT_CNTR, 0	LOAD HRS		:: '	SEND CHAR	TOAD MIN	MA CAOL			LOAD HRS	,:,	C CENTER OF SERVICE OF		WALT_CNIK, U		SKIP_BLK_MIN		SEND_CHAR		SEND CHAR	ı	WAIT CNTR, 0		TOAD AM			ממש תגייו	LOAD_ARS		SEND_CHAR	LOAD_MIN	LOAD_AM			HRS, W	BIN_2_BCD	MSD, W	NUM TABLE	SEND CHAR		W CR.T	
	BTFSS		COLOS	MOVLW	CALL	MOVLW	CALL	RS	BTFSS	CAT.T.		W.TVOM	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	CAT.T.	CLUE	)		ΩΣT.T.	MOX7.		CALL	BIFSS		GOTO	MOVLW	CALL	MOVLW	CALL	NH	BTFSS	. T. T. & C.	GOTO	)		1	MONT	MOVEW	CALL	CALL	GOTO			MOVF	CALL	MOVF	CALL	CALL		MOVE	
0232 HR_UNITS	0233	0.234	0235	0236	0237	0238	0239	0240 SKIP_BLK_HRS	0241	0242	0243 ;	0244	0.245	0246	0.247		STINI NIM 0250	0.051	0.55.0	1 0 0	0.233	0.254	0255	0256	0257	0258	0259	0260	0261 SKIP BLK MIN	0262	0.063	0.26.2		0265 VO UNITS	0000	0 2 6 0	0700	0269	0270	0271	0272 ;	0273 LOAD_HRS	0274	0275	0276	0277	0278	: 6220	0.280	0
	0087 1C40				008A 20D4	008B 3020	008C 20D4		008D 1C40	008E 2044		008F 303A						0093 2044				0096 IC40				0099 20D4	009A 3020	009B 20D4		009C 1C40	כשטכ תפטט				2000 B000				00A2 20B2	00A3 28BB			00A4 0830	00A5 20C7	00A6 0833	00A7 2400			0029 0834	1000

RETLW 0 ; YES, Return from this Routine MOVWF LSD ; No, move the result into LSD INCF MSD, F ; Increment the most significat digit GOTO TENS_SUB ;	ROR1 BCF STATUS, RPO ; Bank 0  if ( Debug )  bsf PORTD, 1	BSF PORTC, 0  BCF PORTC, 0  BCF PORTC, 0  EROx1	CHAR  MOVWF CHAR  CALL BUSY_CHECK Wait for LCD to be ready SWAPF CHAR, W ANDLW OXOF MOVWF LCD_DATA BSF LCD_CNTL, R BSF LCD_CNTL, R BCF LCD_CNTL, E BCF RETURN
0331 0332 0333 0334 0335 ;	- " 品		0358 0359 0360 0361 0361 0364 0365 0365 0366 0367 0368 0370 0371 0373
00CC 3400 00CD 00B4 00CE 0AB3 00CF 28C9	0000 1283 0	00D1 1407 00D2 1007 00D3 28D0	00D4 00B6 00D5 20F2 00D5 20F2 00D6 0E36 00D7 390F 00D8 1085 00DB 1405 00DB 1405 00DB 390F 00DB 390F 00DF 0086 00DF 0086

																																						DRam address
* SendCmd - Sends command to LCD  * This routine splits the command into the upper and lower  * nibbles and sends them to the LCD, upper nibble first.  * The data is transmitted on the PORT<3:0> pins  ***********************************	; Character to be sent is in W	; Wait for LCD to be ready		; Get upper nibble	; Send data to LCD	; Set LCD to read	; Set LCD to command mode	; toggle E for LCD			; Get lower nibble	; Send data to LCD	; toggle E for LCD			***************************************	This routine checks the busy flag, returns when not busy	*	ddress *	*****************************								;** Have PORTB<3:0> output low	; Bank 1	; Turn off PORTB Pull-up	; Set PortB for input		; Bank 0	; Set LCD for Command mode	; Setup to read busy flag	; Set E high	; Set E low	; Read upper nibble busy flag, DDRam address
SendCmd - Sends command to LCD This routine splits the command into the nibbles and sends them to the LCD, upper The data is transmitted on the PORI<3:0> .************************************	CHAR	BUSY_CHECK	CHAR, W	0x0F	LCD_DATA	LCD_CNTL, R_W	LCD_CNTL, RS		LCD_CNTL, E	CHAR, W	0x0F	LCD_DATA	LCD_CNTL, E	LCD_CNTL, E		**********	ecks the busy fla		- Returned with busy/address	**********					PORTD, 3	PORTD, 3		LCD_DATA	STATUS, RPO	OPTION_R, RBPU	0xFF	LCD_DATA_TRIS	STATUS, RP0	LCD_CNTL, RS				LCD_DATA, W
<pre>;* SendCmd - Sends command to LCD ;* This routine splits the comman ;* nibbles and sends them to the ;* The data is transmitted on the ;************************************</pre>	MOVWF	CALL	SWAPF	ANDLW	MOVWF	BCF	BCF	BSF	BCF	MOVF	ANDLW	MOVWF	BSF	BCF	RETURN	***********	;* This routine che	;* Affects:	;* TEMP - Reti	******		BUSY_CHECK		if ( Debug	jsq	bcf	endif	CLRF	BSF	BSF	MOVLW	MOVWF	BCF	BCF	BSF	BSF	BCF	SWAPF
0377 0378 0378 0380 0381 0382		0385	0386	0387	0388	0389	0380	0391	0392	0393	0394	0395	9680	0397	0398	0400	0401	0402		0404	0405		0407	0408	0409	0410	0411	0412	0413	0414	0415	0416	0417	0418	0419	0420	0421	0422
	00E3 00B6	00E4 20F2		00E6 390F	00E7 0086	00E8 1085	00E9 1105						00EF 1405		00F1 0008													00F2 0186	00F3 1683	00F4 1781	00F5 30FF	00F6 0086	00F7 1283	00F8 1105				00FC 0E06

; Mask out lower nibble	; Toggle E to get lower nibble	; Read lower nibble busy flag, DDRam address	; Mask out upper nibble	; Combine nibbles	; Check busy flag, high = busy	; If busy, check again		; Bank 1		; RB7 - $4 = inputs$ , RB3 - $0 = output$	; Bank 0			·*************************************	Start program here, Power-On Reset occurred.	**************************************		; POWER_ON Reset (Beginning of program)	; Bank 0	; Decimal 12	; HOURS = 12	MIM = 00		; PM light is on	; Initial value of seconds (64d - 60d)	; This allows a simple bit test to see if 60	; secs has elapsed.	; TIM1H:TMR1L = 0x8000 gives 1 second	; overflow, at 32 KHz.			; A Master Clear Reset	; Bank 0	; Do initialization (Bank 0)			; Bank 1	; The LCD module does not like to work w/ weak pull-ups		; Disable all peripheral interrupts		; Port A is Digital.		
0xF0	LCD_CNTL, E		0×0F	TEMP, F	TEMP, 7	BUSY_CHECK	LCD_CNTL, R_W	STATUS, RPO	0xF0	LCD_DATA_TRIS	STATUS, RPO			***********	program here, Pow	**********			STATUS, RPO	0×0C	HRS	MIN	0x00	FLAG_REG	0x04	SECS		0x80	TMR1H	TMR1L			STATUS, RPO	STATUS	INTCON	PIR1	STATUS, RPO	0.000	OPTION_R	PIE1	0xFF	ADCON1		
ANDLW	BSF FCR	MOVF	ANDLW	IORWF	BTFSC	GOTO	BCF	BSF	MOVLW	MOVWF	BCF	RETURN		*********	Start 1	*********			BCF	MOVLW	MOVWF	CLRF	MOVLW	MOVWF	MOVLW	MOVWF		MOVLW	MOVWF	CLRF		SET	BCF	CLRF	CLRF	CLRF	BSF	MOVLW	MOVWF	CLRF	MOVLW	MOVWF		
0423	0425	0427	0428	0429	0430	0431	0432	0433	0434	0435	0436	0437	0438 ;	0441 ;*****		0443 ;*****	0444 ;	0445 START	0446	0447	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458 ;	0459 MCLR_RESET	0460	0461	0462	0463	0464	0465	0466	0467	0468	0469	0470 ;	0471 ;
00FD 39F0				0103 04B5	0104 1BB5			0107 1683	0108 30F0		010A 1283	010B 0008							010C 1283	010D 300C	010E 00B0	010F 01B1	0110 3000	0111 00A0	0112 3004	0113 00B2		0114 3080	0115 008F	0116 018E				0118 0183						011E 018C	011F 30FF	0120 009F		

; Bank 0 ; ALL PORT output should output Low.		RCO RED RED RED RED RED RED RED RED RED RED	set up of PORTB  ; ALL PORT output should output Low.  ; Command for 4-bit interface  ; ; ; ;	This routine takes the calculated times that the delay loop needs to  ; The executed, based on the LCD_INIT_DELAY EQUate that includes the  ; frequency of operation. These uses registers before they are needed to  ; frequency of operation. These uses registers before they are needed to  ; LCD_DELAY MOVUM LCD_INIT_DELAY;  LCD_DELAY MOVUM LCD_INIT_DELAY;  ; LCD_DELAY MOVUM LCD_INIT_DELAY;  ; Delay time = MSD * ((3 * 256) + 3) * Tcy  GOTO LOOP2;  ; DECFSZ MSD;  ; DECFSZ MSD;  ; DECFSZ MSD;  ; GOTO LOOP2;  ; GOTO LOOP2;  ; Tcy  GOTO LOOP2;  ;   GOTO LOOP2;  ;   ;   ;   ;   ;   ;   ;   ;   ;
STATUS, RPO PORTA PORTC PORTC PORTC	TICON, TMRION STATUS, RPO TRISA 0xF0 TRISB	TRISC, TIOSO TRISC, TIOSO TRISE PIEI, TWRIE OPTION_R, REPU STATUS, RPO PORTE, F	Display ModulucD_CNTL  CCD_CNTL  CCD_DATA  LCD_CNTL, E  LCD_CNTL, E	s the calculated of on the LCD_IN ation. These us MSD ICD_INIT_DELAY MSD LOOP2 MSD LOOP2
BCF CLRF CLRF CLRF CLRF CLRF	BCF BSF CLRF MOVLW	BSF CLRF CLRF BSF BCF BCF	initilize the LCD Display Module initilize the LCD Display Module iche LCD_CNTL DISPLAY_INIT MOVLM 0x02 MOVWF LCD_DATA BSF LCD_CNTL, E BGF LCD_CNTL, E	This routine take  De executed, base  Erequency of oper  CCD_DELAY MOVIM  MOVWF  CLOP2 DECFST  GOTO  GOTO  GOTO  FIND_LCD_DELAY  GOTO  GOTO  GOTO  GOTO  GOTO  GOTO  GOTO  GOTO  FIND_LCD_DELAY  GOTO  GOTO  GOTO  GOTO  GOTO
0472 0473 0474 0475 0475	0478 0479; 0480 0481 0482	0.484 0.485 0.486 0.488 0.489 0.490		0506; 0507; 0508; 0510; 0511 IV 0512 IV 0514 IV 0516 0516 0518
0121 1283 0122 0185 0123 0186 0124 0187 0125 0188 0126 0189			0134 100B 0135 0185 0136 3002 0137 0086 0138 1405 0139 1005	013A 3006 013B 00B3 013C 01B4 013D 01B4 013E 293D 013F 08B3

				•	•	•		is point		•			•	•			•			; Initialize the Special Function Registers (SFR) interrupts				; RC1 is overridden by TCKO	; Enable Peripheral Interrupts	; Disable PORTB<7:4> Change Interrupts	; Enable all Interrupts						; Enable Tl Oscillator, Ext Clock, Async, prescaler = 1	; Turn Timer 1 ON			; Loop waiting for interrupts (for use with PICMASTER)			; Wait for Change on PORTB interrupt. or TMR1 timeout						
0X02		LCD_CNTL, E	LCD_CNTL, E	0×08	LCD_DATA	LCD_CNTL, E		be valid after this point		DISP_ON	SEND_CMD	CLR_DISP	SEND_CMD	ENTRY_INC	SEND_CMD	DD_RAM_ADDR	SEND_CMD			ecial Function Re		PIR1	0×0E	TICON	INTCON, PEIE	INTCON, RBIE	INTCON, GIE		INIT_DISPLAY	DISPLAY		0×0E	TICON	TICON, IMRION		ter )	lzz					SLEEP_LP				
	MOVWF	BSF	BCF	MOVLW	MOVWF	BSF	BCF	; Busy Flag should		MOVLW	CALL	MOVLW	CALL	MOVLW	CALL	MOVLW	CALL			tialize the Sp.		CLRF	MOVLW	MOVWF	BSF	BSF	BSF		CALL	CALL		MOVLW	MOVWF	BSF		if ( PICMaster )	goto	else		LP SLEEP	NOP	GOTO		endif		
0522 CMD_SEQ	0523	0524	0525	0526	0527	0528	0529		0532 ;	0533	0534	0535	0536	0537	0538	0539	0540	0541 ;	0543 ;	0544 ; Ini	0545 ;	0546	0547	0548	0549	0220	0551	0552 ;	0553	0554	0555 ;	0556	0557	0558	: 6550	0260	0561 lzz	0562	0563 ;	0564 SLEEP_LP	0565	0566	0567 ;	0568	0569 ;	
		0143 1405			0146 0086	0147 1405	0148 1005			0149 300C					014E 20E3	014F 3080	0150 20E3					0151 018C		0153 0090	0154 170B		0156 178B		0157 206E	0158 2075		0159 300E	015A 0090	015B 1410						015C 0063	015D 0000	015E 295C				

0570 ; Here is where you do things depending on the type of RESET (Not a Power-On Reset).	0571 / 0572 OTHER_RESET BIFSS STATUS, TO ; WDT Time-out? 0573 WDT_TIMEOUT GOTO ERROR1 ; YES, This is error condition		0578 endif 057a :	0580 if (Debug)	END_STAR	endif	 0585 ;	0586 org TABLE_ADDR	0587 ;	0588 NUM_TABLE MOVWF TEMP ; Store value to TEMP register	MOVLW HIGH (TABLE_ADDR) ; Ensure that the PCLATH high has the	MOVWF	0591 MOVF TEMP, W ; Value into table	ANDLW 0x0F	NUM_TBL ADDWF PCL, F ; Determine Offset into	RETLW '0' ; ASCII value of "0" in	RETLW '1' ; ASCII value of "1" in	RETLW '2' ; ASCII value of "2" in	RETLW '3' ; ASCII value of "3" in	RETLW '4' ; ASCII value of "4" in	RETLW	RETLW	RETLW '7' ; ASCII value of	RETLW '8' ; ASCII value of "8" in	RETLW '9' ; ASCII value of "9" in W register	; Any enter after is in	RETLW 'E' ; ASCII value of	RETLW 'E' ; ASCII value of	RETLW 'E' ; ASCII value of	RETLW	0609 RETLW 'E' ; ASCII value of "E" in W register	; ASCII value of "E" in	 if (NUM_T	0614 endif	0615;	Then salisand	001/ OLG PWEN_END , EIGO L'ECOGIAM MENGOTY OK18 GOTTO EPPOPI	
	015F 1E03 0160 28D0	0161 290C								0400 00B5	0401 3004											040C 3436			040F 3439					0413 3445	0414 3445	0415 3445						2

```
PAGE 15
                                                                               5-13-1994 13:11:9
                                                                '-' = Unused)
                                            CLOCK.ASM
                                                                                                                                                                                            All other memory blocks unused.
                                                                                                                                                 · XXXXXX XXXXXXXXXXXXXX :
                                                                 MEMORY USAGE MAP ('X' = Used,
0619
0620
0621
0622
                                            MPASM 01.01 Released
                                                                                                                                                                                                                  0
                                                                                                                                                                                                                  Errors
Warnings
                                                                                                                          0100
                                                                                                                                                0400
                                                                                                      0080
00C0
                                                                                                                                                                      0780
```

end

Special Function Register data memory locations in Bank 1, are specified by their true address in the file C74\_RBG.H. The use of the MPASM assembler will generate a warning message, when these lables are used with direct addressing.

NOTE:

#### APPENDIX B: CLOCK\_01.H INCLUDE FILE

```
nolist
   This is the custom Header File for the real time clock application note
       PROGRAM:
                       CLOCK 01.H
       Revision:
                       5-04-94
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
                                D'4000000'
                       EOU
                                                ; Device Frequency is 4 MHz
Dev Freq
                                (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
(HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
DB_HI_BYTE
                       EQU
LCD INIT DELAY
                        EOU
INNER CNTR
                        EOU
                                40
                                                ; RAM Location
OUTER CNTR
                                                ; RAM Location
                        EOU
                                41
T10S0
                                0
                                                ; The RCO / T1OSO / T1CKI
                        EOU
RESET_V
                        EOU
                                0x0000
                                                ; Address of RESET Vector
                                                ; Address of Interrupt Vector
ISR V
                                0x0004
                        EOU
PMEM_END
                        EOU
                                0x07FF
                                                ; Last address in Program Memory
TABLE ADDR
                                0x0400
                                                ; Address where to start Tables
                        EOU
HR_MIN_SW
                        EQU
                                0x7
                                                ; The switch to select the units
INC_SW
                                                ; The switch to increment the selected units
                        EQU
                                0x6
CLR_MIN_SW
                                                ; The switch to clear the minutes and seconds
                        EOU
                                0x5
FLAG_REG
                        EQU
                                0x020
                                                ; Register which contains flag bits
                                                | MIN_UNIT | HR_UNIT |
                       | KEY_INPUT |
ΑM
                        EQU
                                0x07
                                                ; Flag to specify if AM or PM
KEY_INPUT
                        EQU
                                0x04
                                                ; Flag to specify if doing key inputs
MIN_UNIT
                        EOU
                                0x01
                                                ; Flags to specify which units to operate on
HR_UNIT
                                0 \times 00
                                                ; (HRS, MIN, or none)
                        EQU
HRS
                        EQU
                                0x030
                                                ; Holds counter value for HOURS
MIN
                                0x031
                                                ; Holds counter value for MINUTES
SECS
                                0x032
                                                ; Holds counter value for SECONDS
MSD
                                0 \times 033
                                                ; Temp. register, Holds Most Significant
                                                    Digit of BIN to BCD conversion
LSD
                        EQU
                                0 \times 034
                                                ; Temporary register, Holds Least Significant
                                                   Digit of BIN to BCD conversion
TEMP
                        EQU
                                0 \times 035
                                                ; Temporary register
CHAR
                        EQU
                                0x036
                                                ; Temporary register,
                                                ; Holds value to send to LCD module.
WAIT_CNTR
                       EOU
                                0 \times 040
                                                ; Counter that holds wait time for key inputs
; LCD Display Commands and Control Signal names.
Е
                        EOU
                                Λ
                                                ; LCD Enable control line
R_W
                        EQU
                                1
                                                ; LCD Read/Write control line
RS
                        EOU
                                                ; LCD Register Select control line
; LCD Module commands
                                0x00C
                                                ; Display on
DISP ON
                        EOU
DISP ON C
                        EQU
                                0 \times 0.0 E
                                                ; Display on, Cursor on
DISP_ON_B
                                0x00F
                       EOU
                                                ; Display on, Cursor on, Blink cursor
```

# **Real Time Clock**

DISP_OFF	EQU	0x008	; Display off
CLR_DISP	EQU	0x001	; Clear the Display
ENTRY_INC	EQU	0x006	i
ENTRY_INC_S	EQU	0x007	i
ENTRY_DEC	EQU	0x004	i
ENTRY_DEC_S	EQU	$0 \times 005$	i
DD_RAM_ADDR	EQU	0x080	; Least Significant 7-bit are for address
DD_RAM_UL	EQU	0x080	; Upper Left coner of the Display
;			
list			

3

#### APPENDIX C: C74\_REG.H INCLUDE FILE

```
nolist
   File = C64_reg.h
   Rev. History:
                    08-04-93 by MP
                    10-18-93 by MP to make Page ok
                    11-15-93 by MP to have correct pages for SFR
; EQUates for Special Function Registers
INDF
                     EQU
RTCC
                                   01
OPTION_R
                                   81
PCL
                                   02
STATUS
                     EQU
                                   03
FSR
                     EQU
                                   04
PORTA
                     EQU
                                   05
TRISA
                     EQU
                                   85
PORTB
                     EQU
                                   06
TRISB
                     EQU
                                   86
                                   07
PORTC
                     EQU
                                   87
TRISC
                     EQU
PORTD
                     EQU
                                   08
TRISD
                     EQU
                                   88
                                   0.9
PORTE
                     EQU
TRISE
                     EQU
                                   89
PCLATH
                     EQU
                                   0 A
INTCON
                     EQU
                                   0в
PIR1
                                   0C
                     EQU
PIE1
                                   8C
                     EQU
TMR1L
                                   0E
                     EQU
PCON
                     EQU
                                   8E
                                   0F
TMR1H
                     EQU
T1CON
                     EOU
                                  10
TMR2
                     EOU
                                   11
T2CON
                     EQU
                                   12
PR2
                     EQU
                                   92
SSPBUF
                                   13
                     EQU
SSPADD
                     EOU
                                   93
SSPCON
                                   14
                     EQU
SSPSTAT
                     EQU
                                   94
                                   15
CCPR1L
                     EQU
CCPR1H
                     EQU
                                   16
CCP1CON
                     EQU
                                   17
                                   18
RCSTA
                     EQU
TXSTA
                     EQU
                                   98
TXREG
                                   19
                     EQU
SPBRG
                     EQU
                                   99
RCREG
                     EQU
                                   1A
CCPR2L
                     EQU
                                   1в
CCPR2H
                     EQU
CCP2CON
                     EQU
                                   1D
ADRES
                     EQU
ADCON0
                     EQU
                                   1F
ADCON1
                     EQU
; **************
; STATUS register (Address 03/83)
IRP
                     EQU
RP1
                     EQU
                                   6
RP0
                     EQU
                                   5
```

TO	EQU	4
PD	EQU	3
Z	EQU	2
DC	EQU	1
C	EQU	0
;	(3-1-1 OD (OD	
; INTCON register ;	(Address UB/8E	5)
GIE	EQU	7
PEIE	EQU	6
RTIE	EQU	5
INTE	EQU	4
RBIE	EQU	3
RTIF	EQU	2
INTF RBIF	EQU EOU	1
;	FQO	O
; PIR1 register (A	ddress OC)	
;		
PSPIF	EQU	7
SSPIF	EQU	3
CCP1IF	EQU	2
TMR2IF	EQU	1
TMR1IF;	EQU	0
; PIE1 register (A	ddress 8C)	
;		
PSPIE	EQU	7
SSPIE CCP1IE	EQU EOU	3 2
TMR2IE	EQU	1
TMR1IE	EQU	0
;	~-	
; OPTION register	(Address 81)	
; RBPU	EQU	7
INTEDG	EQU	6
RTS	EQU	5
RTE	EQU	4
PSA	EQU	3
PS2	EQU	2
PS1	EQU	1
PS0	EQU	0
; ; PCON register (A	ddress 8E)	
;	darebb ob,	
POR	EQU	1
;		
; TRISE register (	Address 89)	
; IBF	EQU	7
OBF	EQU	6
IBOV	EQU	5
PSPMODE	EQU	4
TRISE2	EQU	2
TRISE1	EQU	1
TRISE0	EQU	0
;		
; T1CON register (	Address 10)	
; mlgrpc1	FOL	_
T1CKPS1 T1CKPS0	EQU EQU	5 4
TICKPSU TIOSCEN	EQU EQU	3
Tlinsync	EQU	2
TMR1CS	EQU	1
TMR1ON	EQU	0
;		

# **Real Time Clock**

; T2CON register (Addr	ress 12)	
;		
TOUTPS3	EQU	6
TOUTPS2	EQU	5
TOUTPS1	EQU	4
TOUTPS0 TMR2ON	EQU EQU	2
T2CKPS1	EQU	1
T2CKPS0	EQU	0
;	~ -	
; SSPCON register (Add;	lress 14)	
WCOL	EQU	7
SSPOV	EQU	6
SSPEN	EQU	5
CKP	EQU	4
SSPM3	EQU	3
SSPM2	EQU	2
SSPM1	EQU	1
SSPM0	EQU	0
,		
; SSPSTAT register (Ad;	ldress 94)	
DA	EQU	5
P	EQU	4
S	EQU	3
RW	EQU	2
UA 	EQU	1
BF .	EQU	0
; ; CCP1CON register (Ad	ldress 17)	
;		
CCP1X	EQU	5
CCP1Y	EQU	4
CCP1M3	EQU	3
CCP1M2	EQU	2
CCP1M1	EQU	1
CCP1M0	EQU	0
; ; RCSTA register (Addr	-acc 18)	
;	ess io,	
SPEN	EQU	7
RC89	EQU	6
SREN	EQU	5
CREN	EQU	4
FERR	EQU	2
OERR	EQU	1
RCD8	EQU	0
; ; TXSTA register (Addr	ess 98)	
; CSRC	EQU	7
TX89	EQU	6
TXEN	EQU	5
SYNC	EQU	4
BRGH	EQU	2
TRMT	EQU	1
TXD8	EQU	0
; ; CCP2CON register (Ad	ldress 1D)	
;		
CCP2X	EQU	5
CCP2Y	EQU	4
CCP2M3	EQU	3
CCP2M2	EQU	2
CCP2M1 CCP2M0	EQU	1
CCFZMU	EQU	U

```
; ADCONO register (Address 1F)
ADCS1
ADCS0
                  EQU
CHS2
CHS1
                  EQU
CHS0
                        EQU
GO
                              2
DONE
                  EQU
ADON
                  EQU
                              0
; ADCON1 register (Address 9F)
PCFG2
                  EQU
                              2
PCFG1
                  EQU
                              1
PCFG0
                  EQU
                              0
;**** Bits for destination control
0
1
W
F
                  EQU
                  EQU
                  EQU
                              0
FALSE
TRUE
                  EQU
                              1
  list
```

# **Real Time Clock**

NOTES:



# **AN546**

## Using the Analog to Digital Converter

#### INTRODUCTION

This application note is intended for PIC16C7X users with various degrees of familiarity with analog system design. The various sections discuss the following topics:


- · Commonly used A/D terminology
- · How to configure and use the PIC16C71 A/D
- Various ways to generate external reference voltage (VREF)
- Configuring RA0-RA3 pins

# COMMONLY USED A/D TERMINOLOGY

#### **The Ideal Transfer Function**

In an A/D converter, an analog voltage is mapped into an N-bit digital value. This mapping function is defined as the transfer function. An ideal transfer is one in which there are no errors or non-linearity. It describes the "ideal" or intended behavior of the A/D. Figure 1 shows the ideal transfer function for the PIC16C7X A/D. Note that the digital output value is 00h for analog input voltage range of 0 to 1LSB. In some converters, the first transition point is at 0.5LSB and not at 1LSB as shown in Figure 2. Either way, knowing the transfer function the user can appropriately interpret the data.

#### FIGURE 1 - PIC16C7X IDEAL TRANSFER FUNCTION




#### **Transition Point**

It is the analog input voltage at which the digital output switches from one code to the next. The transition point is typically not a single threshold, rather a small region of uncertainty (see Figure 3) The transition point is therefore defined as the statistical average of many conversions. Stated differently, it is the voltage input at which the uncertainty of the conversion is 50%.

#### **Code Width**

It is the distance (voltage differential) between two transition points. Ideally the Code Width should be 1LSB. See Figure 1.


# FIGURE 2 - ALTERNATE TRANSFER FUNCTION



#### **Center of Code Width**

It is the midpoint between two transition points. See Figure 3.

#### **FIGURE 3 - TRANSITION POINTS**




#### **Differential Non-Linearity (DNL)**

It is the deviation in code-width from 1LSB (Figure 7). The difference is calculated for each and every transition. The largest difference is reported as DNL.

It is important to note that the DNL is measured after the transfer function is normalized to match offset error and gain error.

Note that the DNL cannot be any less than -1LSB. In the other direction, DNL can be >1LSB.

#### FIGURE 7 - DIFFERENTIAL NON-LINEARITY



#### **Absolute Error**

The maximum deviation between any transition point from the corresponding ideal transfer function is defined as the absolute error. This is how it is measured and reported in the PIC16C7X (Figure 8). The notable difference between absolute error and INL is that the measured data is not normalized for full scale and offset errors.

It is probably the first parameter the user will look at to evaluate an A/D. Sometimes absolute error is reported as the sum of offset, full-scale and integral non linearity errors

#### **Total Unadjusted Error**

It is the same as absolute error. Again, sometimes it is reported as the sum of offset, full-scale and integral non-linearity errors.

#### **No Missing Code**


No missing code implies that as the analog input voltage is gradually increased from zero to full scale (or vice versa), all digital codes are produced. Stated otherwise, changing analog input voltage from one quantum of the analog range to the next adjacent range will not produce a change in the digital output by more than one code count.

#### **Monotonic**

Monotonicity guarantees that an increase (or decrease) in the analog input value will result in an equal or greater digital code (or less). Monotonicity does not guarantee that there are no missing codes. However, it is an important criterion for feedback control systems. Nonmonotonicity may cause oscillations in such a system.

The first derivative of a monotonic function always has the same sign.

#### FIGURE 8 - ABSOLUTE ERROR



#### **Ratiometric Conversion**

It is the A/D conversion process where the binary result is a ratio of the supply voltage or reference voltage, the latter being equal to full-scale value by default. The PIC16C7X is a ratiometric A/D converter where the result depends on VDD or VREF.

In some A/D's, an absolute reference is provided resulting in "absolute conversion".

#### Sample and Hold

In sample and hold type A/D converters, the analog input has a switch (typically a FET switch in CMOS) which is opened for a short duration to capture the analog input voltage onto an on-chip capacitor. Conversion is typically started after the sampling switch is closed.

#### **Track and Hold**

It is basically the same as sample and hold, except the sampling switch is typically left on. Therefore the voltage on the on-chip holding capacitor "tracks" the analog input voltage. To begin a conversion, the sampling switch is shut off.

The PIC16C7X A/D falls in this category.


#### **Sampling Time**

It is the time required to charge the on-chip holding capacitor to the same value as on the analog input pin. The sampling time depends on the magnitude of the holding capacitor and the source impedance of the analog voltage input.

#### Offset Error (or Zero Error)

It is the difference between the first actual (measured) transition point and the first ideal transition point as shown in Figure 4. It can be corrected by the user by subtracting the offset error from each conversion result.


#### FIGURE 4 - OFFSET ERROR



#### Full Scale Error (or Gain Error)

It is the difference between the ideal Full Scale and the actual (measured) full scale range (see Figure 5). It is also called gain error, because the error changes the slope of the ideal transfer function creating a gain factor. It can be corrected by the user by multiplying each conversion result by the inverse of the gain.

#### FIGURE 5 - FULL SCALE ERROR




#### Integral Non-Linearity (INL), or Relative Error

It is the deviation of a transition point from its corresponding point on the ideal transfer curve (Figure 6). The maximum difference is reported as the INL of the converter.

It is important to note that Full Scale Error and the Offset Error are normalized to match end transition points before measuring the INL.

#### FIGURE 6 - INTEGRAL NON-LINEARITY



#### **HOW TO USE THE PIC16C71 A/D**

The A/D in the PIC16C71 is easy to set up and use. There are a few considerations:

- Select either VDD or VREF as reference voltage. More on using VREF input later.
- Select A/D conversion clock (tad): 2 tosc, 8 tosc, 32 tosc or trc (internal RC clock). For the first three options, make sure that tad ≥ 2.0 µs. If deterministic conversion time is required, select tosc time base. If conversion during SLEEP is required, select trc.
- Channel Selection: If only one A/D channel is required, program the ADCON1 register to 03h. This configures the A/D pins as digital I/O. If multiple channels are required, prior to each conversion the new channel must be selected.
- 4. Sampling and Conversion: After a new channel is selected, a minimum amount of sampling time must be allowed before GO bit in ADCONO is set to begin conversion. Once conversion begins, it is OK to select the next channel, but sampling does not begin until current conversion is complete. Therefore, it is always necessary to provide minimum required sampling time
  - i) after a conversion
  - ii) after a new channel is selected
  - iii) after A/D is turned on (ADON = 1).
- Reading Result: Completion of conversion can be determined by either polling GO/DONE bit to cleared, polling the ADIF bit to be set, or waiting for an ADIF interrupt.

#### **ADDITIONAL TIPS:**

- 1. The GO bit and the ADON bit may not be set at once. After the A/D is turned on by setting ADON, at least 5µs time must be allowed before conversion begins, longer if sampling time requirement is not met within 5µs.
- Aborting a conversion: A conversion can be aborted by clearing GO bit. The A/D converter will stop conversion and revert back to sampling state.
- Using ADRES register as a normal register: The A/D only writes to ADRES at the end of a conversion. Therefore, it is possible to use ADRES as a normal file register between conversions and when A/D is off.

The following are a few examples of using the A/D.

#### **EXAMPLE 1: HOW TO DO A SIMPLE ADC CONVERSION**

```
; InitializeAD, initializes and sets up the \ensuremath{\mathtt{A}/\mathtt{D}} hardware.
; Always ch2, internal RC OSC.
InitializeAD
                       STATUS, 5
           bsf
                                       ; select pg1
                       B'00000000'
                                       ; select RAO-RA3...
           movlw
                       ADCON1
           movwf
                                       ; as analog inputs
            bcf
                       STATUS, 5
                                       ; select pg0
                       B'11010001'
                                       ; select: RC osc, ch2...
                       ADCON0
                                       ; turn on A/D
Convert
            call
                        sample-delay
                                      ; provide necessary sampling time
            bsf
                       ADCON0, 2
                                       ; start new A/D conversion
loop
                       ADCON0, 2
            btfsc
                                       ; A/D over?
            goto
                        loop
                                       ; no then loop
                       ADRES, w
            movf
                                       ; yes then get A/D value
```

A detailed code listing is in Appendix A.

#### **EXAMPLE 2: HOW TO DO SEQUENTIAL CHANNEL CONVERSIONS**

```
; InitializeAD, initializes and sets up the A/D hardware.
; Select ch0 to ch3 in a round robin fashion, internal RC OSC.
; Load results in 4 consecutive addresses starting at ADTABLE (10h)
InitializeAD
                   STATUS, 5 ; select pg1
                  B'00000000' ; select RA0-RA3...
         movlw
         movwf
                  ADCON1
                               ; as analog inputs
                  STATUS, 5 ; select pg0
         bcf
                  B'11000001' ; select: RC osc, ch0...
         movlw
                              ; turn on A/D
                  ADCONO
         movwf
                  ADTABLE
                              ; point fsr to top of...
         movlw
                               ; table
         movwf
                  FSR
         call
                 sample_delay ; provide necessary sampling time
new_ad
                  ADCON0, 2
                              ; start new A/D conversion
         btfsc
                  ADCON0, 2
                             ; A/D over?
         goto
                  loop
                               ; no then loop
         movf
                  adres, w
                               ; yes then get A/D value
                  0
         movwf
                               ; load indirectly
                               ; select next channel
         movlw
                  4
         addwd
                  ADCON0
         bcf
                  ADCON0, 5
                               ; reset carry over bit.
; increment pointer to correct table offset.
         clrf
                  temp
                               ; clear temp register
                               ; test 1sb of channel select
         btfsc
                  ADCON0, 3
         bsf
                  temp, 0
                               ; set if ch1 selected
                  ADCON0, 4
         btfsc
                               ; test msb of channel select
         bsf
                   temp, 1
         movlw
                   ADTABLE
                               ; get table address
                               ; add with temp
         addwf
                   temp, w
                               ; move into indirect
         movwf
                  FSR
         ant.o
                  new ad
```

A detailed code listing is in Appendix B.

#### **EXAMPLE 3: HOW TO WRITE THE INTERRUPT HANDLER FOR THE ADC**

```
0x00
          goto
                     start
          org
                     0 \times 04
          goto
                     service_ad
                                 ; interrupt vector
                     0x10
          org
start
                     B'00000000'
                                  ;init I/O ports
          movlw
                     PORT_B
          movwf
          tris
                     PORT_B
          call
                     InitializeAD
update
          bcf
                    flag,adover ; reset software A/D flag
          call
                    SetupDelay ; setup delay >= 10uS.
          bcf
                    ADCON0,adif ; reset A/D int flag (ADIF
                    ADCON0,adgo ; start new A/D conversion
          hsf
                    INTCON,gie
                                 ; enable global interrupt
a00 [
          btfsc
                    flag,adover ; A/D over?
          goto
                    update
                                  ; yes start new conv.
          goto
                    loop
                                  ; no then keep checking
; InitializeAD, initializes and sets up the A/D hardware.
; select ch0 to ch3, RC OSC., a/d interrupt.
InitializeAD
          bsf
                    STATUS, 5
                                  ; select pg1
                   B'00000000' ; select RA0-RA3...
          movlw
                                 ; as analog inputs
          movwf
                   ADCON1
                   STATUS, 5
                                 ; select pg0
          bcf
                                 ; clr all interrupts
          clrf
                    INTCON
                    INTCON, 6
                                 ; enable A/D int.
          bsf
                   B'11010001' ; select: RC osc, ch2...
          movlw
          movwf
                     ADCON0
                                  ; turn on A/D
          return
service_ad
          btfss
                     ADCON0, 1
                                  ; A/D interrupt?
          retfie
                                  ; no then ignore
          movf
                    ADRES, W
                                  ; get A/D value
          return
                                   ; do not enable int
```

A detailed code listing is in Appendix C.

DS00546B-page 7

## **Using the Analog to Digital Converter**

#### **EXAMPLE 4: HOW TO DO CONVERSIONS DURING SLEEP MODE**

```
; InitializeAD, initializes and sets up the A/D hardware.
; Select ch0 to ch3, internal RC OSC.
; While doing the conversion put unit to sleep. This will
; minimize digital noise interference.
; Note that ad's RC osc. has to be selected in this instance.
InitializeAD
                    STATUS, 5 ; select pg1
          movlw B'00000000' ; select RAO-RA3...
          movwf ADCON1 ; as analog inputs bcf STATUS, 5 ; select pg0
                  B'11000001' ; select: RC osc, ch0...
           movlw
           movwf
                  ADCONO ; turn on A/D & ADIE
                   ADTABLE
                                   ; point fsr to top of...
           movlw
           movwf
                     FSR
                                    ; table
new_ad
           bsf
                    ADCON0, 2
                                    ; start new A/D conversion
                                    ; goto sleep
; when \ensuremath{\mathsf{A}}/\ensuremath{\mathsf{D}} is over program will continue from here
           movf
                      ADRES, w
                                   ; get A/D value
```


A detailed code listing is in Appendix D.

# USING EXTERNAL REFERENCE VOLTAGE

When using external reference voltage, keep in mind that any analog input voltage must not exceed VREF.

An inexpensive way to generate VREF is by employing zener diode (Figure 9). Most common zener diodes offer 5% accuracy. Reverse bias current may be as low as 10  $\mu A$ . However, larger currents (1mA - 20mA) are recommended for stability, as well as lower impedance of the VREF source.

# FIGURE 9 - LOW COST VOLTAGE REFERENCE




#### POWER MANAGEMENT IN USING VREF

In power sensitive applications, user may turn on VREF generator using another I/O pin as shown in Figure 10. Drive a "1" on RB1 pin in this example when using the A/D. Drive a "0" on RB1 pin when not using the A/D converter

Note that this way RB1 is not floating. Even if VREF decays to some intermediate voltage, it will not cause the input buffer on RB1 to draw current.

Alternately, use RA0, RA1 or RA2 pin to supply the current instead of RB1. Configure the RA pin as analog (this will turn off its input buffer). Then use it as a digital output (Figure 11).

# FIGURE 10 - POWER-SENSITIVE APPLICATIONS #1



#### **ZENERS AND REFERENCE GENERATORS**

Finally, various reference voltage generator chips (typically using on-chip band-gap reference) are available. These are more accurate.

TABLE 1 - ZENERS AND REFERENCE GENERATORS

Zeners	Vz	Tolerance
1N746	3.3V	±5%
1N747	3.6V	±5%
1N748	3.9V	±5%
1N749	4.3V	±5%
1N750	4.7V	±5%
1N751	5.1V	±5%
1N752	5.6V	±5%
Voltage References	VREF	Tolerance
AD580 (Maxim)	2.5V	±3% to ±0.4%
LM385	2.5V	±1.5%
LM1004	2.5V	±1.2%
LT1009 (LIN. Tech.)	2.5V	±0.2%
LT1019 (LIN. Tech.)	5.0V	±0.2%
LT1019 (LIN. Tech.) LT1021 (LIN. Tech.)	5.0V 5.0V	±0.2% ±0.05% to ±1%

## VREF IMPEDANCE AND CURRENT SUPPLY REQUIREMENTS

Ideally, VREF should have as low a source impedance as possible. Referring to Figure 9, VREF source impedence  $\approx$  R. However, smaller R increases current consumption. Since VREF is used to charge capacitor arrays inside the A/D converter and the holding capacitor CHOLD  $\approx$  51pF, the following guideline should be met:

 $tad = 6 (1K + R) 51.2 pF + 1.677 \mu s$ 

tad = conversion clock. For tad =  $2\mu s$  and for CHOLD = 50 pF, RVREF  $\approx 50\Omega.$ 

For VREF impedance higher than this, the conversion clock (tad) should be increased appropriately.

# FIGURE 11 - POWER-SENSITIVE APPLICATIONS #2




Table 2 gives examples of the maximum rate of conversion per bit, relating to the voltage reference impedance.


TABLE 2 - MAXIMUM RATE OF CONVERSION / BIT

Rvref	Tad (Max)
1K	2.29 μs
5K	3.52 μs
10K	5.056 μs
50K	16.66 μs
100K	32.70 μs

Assumes no external capacitors.

To achieve a low source impedance when using a Zener diode, a voltage follower circuit is recommended. This is shown in Figure 11A.

# FIGURE 11A - VOLTAGE FOLLOWER CIRCUIT



# CONFIGURING PORT A INPUTS AS ANALOG OR DIGITAL

Two bits in ADCON1 register PCFG1 and PCFG0 control how pins RA0–RA3 are configured. When any of these pins are selected as analog:


- The digital input buffer is turned off to save current (see Figure 12). Reading the port will read this pin as '0'.
- TRIS bit still controls the output buffer on this pin. So, normally the TRIS bit will be set (input).
- However, if the TRIS bit is cleared, then the pin will output whatever is in the data latch.

When any of these pins are selected as digital:

- The analog input still directly connects to the A/D and therefore the pin can be used as analog input.
- The digital input buffer is not disabled.

The user has, therefore, great flexibility in configuring these pins.

## FIGURE 12 - BLOCK DIAGRAM OF RA0-RA3 PINS



# CURRENT CONSUMPTION THROUGH INPUT BUFFER

A CMOS input buffer will draw current when the input voltage is around its threshold. (See Figure 13.)

In power-sensitive applications, the RA pins when used as analog inputs should be configured as "analog" to avoid unintended power drain.

Other considerations and tips:

- If possible, avoid any digital output next to analog inputs.
- 2. Avoid digital inputs that switch frequently (e.g., clocks) next to analog inputs.
- 3. If VREF is used, then no analog pin being sampled should exceed VREF.

#### SUMMARY


The PIC16C71 A/D converter is simple to use. It is versatile and low power.

Authors: Sumit Mitra, Stan D'Souza and

Russ Cooper

Logic Products Division

FIGURE 13 - A SIMPLE CMOS INPUT BUFFER:



#### APPENDIX A - SINGLE CHANNEL A/D (SAD)

```
SAD.ASM 7-15-1994 13:27:21
                                                                           PAGE 1
LOC OBJECT CODE
                     LINE SOURCE TEXT
                      0001 ;TITLE
                                   "Single channel A/D (SAD)"
                      0002 ; This program is a simple implementation of the PIC16C71's
                      0003 ;A/D. 1 Channel is selected (CHO).
                      0004 ; The A/D is configured as follows:
                      0005;
                                  Vref = +5V internal.
                      0006 ;
                                   A/D Osc. = internal RC
                      0007 ;
                                   A/D Channel = CH0
                      0008 ; Hardware for this program is the PICDEMO board.
                      0009;
                      0010 ;
                      0011
                                   LIST P=16C71,F=INHX8M
                     0012 ;
                      0013
                               include "picreg.equ"
                     0083
                      0013
                     0014 ;
0010
                      0015 TEMP
                                   EQU
                                           10h
0001
                     0016 adif
0002
                     0017 adgo
                                           2
                     0018;
                     0019
                                   ORG
                                           0 \times 0.0
                     0020;
                     0021;
0000 2810
                     0022
                                   goto
                                           start
                     0023 ;
                     0024
                                   org
                                           0 \times 0.4
0004 281C
                      0025
                                   goto
                                           service_int
                                                             ;interrupt vector
                     0026 ;
                      0027;
                     0028
                                           0x10
                                   org
                      0029 start
                                           B'00000000'
0010 3000
                     0030
                                   movlw
                                                            ;set port b as
0011 0086
                     0031
                                           PORT B
                                   movwf
                                                            ;all outputs
0012 0066
                     0032
                                           PORT B
                                   tris
                     0033 ;
0013 201D
                                   call
                                           InitializeAD
                     0034
                     0035 update
0014 0809
                                   movf
                                           ADRES.W
                                                            ;get a/d value
                     0036
                     0037
                                                            ;output to port b
0015 0086
                                           PORT B
                                   movwf
0016 2025
                     0038
                                   call
                                           SetupDelav
                                                            ;setup time >= 10uS.
0017 1088
                                           ADCON0,adif
                     0039
                                   bcf
                                                            ;clear int flag
0018 1508
                     0040
                                           ADCON0, adgo
                                                            ;start new conversion
                                   bsf
                     0041 loop
0019 1888
                     0042
                                   btfsc
                                           ADCON0,adif
                                                            ;a/d done?
001A 2814
                      0043
                                   goto
                                           update
                                                            ;yes then update new value.
001B 2819
                     0044
                                                            ;no then keep checking
                                   goto
                                           1000
                      0045 ;
                      0046 ;no interrupts are enabled, so if the program ever reaches here,
                      0047 ;it should be returned with the global interrupts disabled.
                      0048 service_int
001C 0008
                      0049
                                   return
                                                            ;do not enable global.
                      0050 ;
                      0051;
                      0052 ;
                      0053 ;InitializeAD, initializes and sets up the A/D hardware.
                      0054 ; Select ch0 to ch3 as analog inputs, fosc/2 and read ch3.
                      0055 ;
                      0056 InitializeAD
001D 1683
                      0057
                                           STATUS,5
                                                            ;select pg1
001E 3000
                      0058
                                   movlw
                                           B'00000000'
                                                            ;select ch0-ch3...
001F 0088
                      0059
                                   movwf
                                           ADCON1
                                                            ;as analog inputs
```

```
0020 1283
                    0060
                                          STATUS,5
0021 30C1
                    0061
                                 movlw
                                         B'11000001'
                                                          ;select:RC,ch0..
0022 0088
                    0062
                                 movwf
                                         ADCON0
                                                         ;turn on A/D.
0023 0189
                    0063
                                 clrf
                                         ADRES
                                                         ;clr result reg.
0024 0008
                    0064
                                 return
                    0065 ;
                    0066 ; This routine is a software delay of 10uS for the a/d setup.
                     0067 ;At 4Mhz clock, the loop takes 3uS, so initialize TEMp with
                    0068 ;a value of 3 to give 9uS, plus the move etc should result in
                    0069 ;a total time of > 10uS.
                    0070 SetupDelay
0025 3003
                    0071
                                 movlw
                                          . 3
0026 0090
                    0072
                                         TEMP
                                 movwf
                    0073 SD
0027 0B90
                    0074
                                 decfsz TEMP
0028 2827
                    0075
                                 goto
                                         SD
0029 0008
                    0076
                                 return
                    0077
                    0078
                    0079
                                 END
                    0080
                    0081
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0000 : x-x---- xxxxxxxxxxxxxx xxxxxxxx ------
0040 : -
All other memory blocks unused.
```

Errors : 0 Warnings : 0

### **APPENDIX B**

```
SLPAD.ASM 7-15-1994 13:27:15
MPASM 1.00 Released
                                                                          PAGE 1
LOC OBJECT CODE
                     LINE SOURCE TEXT
                     0001
                     0002 ;TITLE "A/D in Sleep Mode"
                      0003 ; This program is a simple implementation of the PIC16C71's
                      0004 ; A/D feature. This program demonstrates
                      0005 ;how to do a a/d in sleep mode on the PIC16C71.
                      0006 ; The A/D is configured as follows:
                      0007;
                                   Vref = +5V internal.
                                   A/D Osc. = internal RC
                     0008;
                                   A/D Interrupt = OFF
                     0009;
                                   A/D Channels = ch 0
                     0010 ;
                     0011 ;
                     0012 ; The ch0 A/D result is displayed as a 8 bit binary value
                      0013 ;on 8 leds connected to port b. Hardware used is that of
                     0014 ; the PICDEMO board.
                     0015 ;
                     0016 ;
                     0017
                                   LIST P=16C71,F=INHX8M
                     0018 ;
                     0019
                               include "picreg.equ"
                     0083
                     0019
                     0020 ;
0010
                     0021 TEMP
                                           10h
                                   EQU
0001
                     0022 adif
                                   equ
                      0023 adgo
                                   equ
                     0024 ;
                      0025 ;
                     0026
                                           0 \times 00
                      0027 ;
                     0028 ;
0000 2810
                      0029
                                   goto
                     0030 ;
                      0031
                                   org
                                           0 \times 04
0004 281B
                      0032
                                   goto
                                           service_int
                                                            ;interrupt vector
                      0033;
                      0034 ;
                      0035
                                           0x10
                                   org
                      0036 start
0010 3000
                      0037
                                   movlw
                                           B'00000000'
                                                            ;make port b all
0011 0086
                      0038
                                   movwf
                                           PORT_B
                                                            ;outputs.
0012 0066
                     0039
                                           PORT_B
                      0040 ;
0013 201C
                     0041
                                   call
                                           InitializeAD
                      0042 update
0014 0809
                     0043
                                   movf
                                           ADRES,W
0015 0086
                     0044
                                   movwf
                                           PORT_B
                                                            ;save in table
0016 2025
                     0045
                                   call
                                           SetupDelay
0017 1088
                     0046
                                   bcf
                                           ADCON0,adif
                                                            ;clr a/d flag
0018 1508
                     0047
                                   bsf
                                           ADCON0, adgo
                                                            start new a/d conversion
                     0048;
0019 0063
                     0049
                                   sleep
001A 2814
                     0050
                                   goto
                                           update
                                                            ; wake up and update
                     0051;
                      0052 service_int
001B 0008
                     0053
                                   return
                                                            ;do not enable int
                      0054;
                      0055 ; InitializeAD, initializes and sets up the A/D hardware.
                     0056 InitializeAD
001C 1683
                     0057
                                   bsf
                                           STATUS.5
                                                            ;select pg1
001D 3000
                                           B'00000000'
                                                            ;select ch0-ch3...
                     0058
                                   movlw
```

```
001E 0088
                                  movwf
                                          ADCON1
                                                          ;as analog inputs
001F 1283
                     0060
                                          STATUS,5
                                                          ;select pg0
                                 bcf
0020 30C1
                                  movlw
                                          B'11000001'
                                                          ;select:internal RC, ch0.
0021 0088
                     0062
                                         ADCON0
                                                          ;turn on a/d
                                 movwf
                                          INTCON
                                                          ;clear all interrupts
0023 170B
                                 bsf
                                          INTCON, ADIE
                                                          ;enable a/d
0024 0008
                     0067 ; This routine is a software delay of 10uS for the a/d setup.
                     0068 ;At 4Mhz clock, the loop takes 3uS, so initialize TEMp with
                     0069 ;a value of 3 to give 9uS, plus the move etc should result in
                     0070 ;a total time of > 10uS.
                     0071 SetupDelay
0025 3003
                     0072
                                 movlw
0026 0090
                     0073
                                  movwf
                                          TEMP
                     0074 SD
0027 0B90
                     0075
                                  decfsz TEMP
0028 2827
                     0076
                                 goto
0029 0008
                     0077
                                  return
                     0078
                     0079 ;
                     0800
                     0081
                                  END
                     0082
                     0083
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0000 : x-x---- xxxxxxxxxxxxx xxxxxxxx ------
0040 : -
All other memory blocks unused.
```

Errors : 0

Warnings: (

#### APPENDIX C

```
MPASM 1.00 Released
                        INTAD.ASM 7-15-1994 13:27:32
                                                                           PAGE 1
LOC OBJECT CODE
                     LINE SOURCE TEXT
                      0001
                      0002 ;TITLE
                                        "Single channel A/D with interrupts"
                      0003 ; This program is a simple implementation of the PIC16C71's
                      0004 ; A/D. 1 Channel is selected (CHO). A/D interrupt is turned on,
                      0005 ;hence on completion of a/d conversion, an interrupt is generated.
                      0006 ; The A/D is configured as follows:
                      0007 ;
                                   Vref = +5V internal.
                                   A/D Osc. = internal RC Osc.
                      0008;
                      0009 ;
                                   A/D Interrupt = On
                      0010;
                                   A/D Channel = CH0
                      0011 ;
                      0012 ; The A/D result is displayed as a 8 bit value on 8 leds connected
                      0013 ;to port b. Hardware setup is the PICDEMO board.
                      0014;
                     0015 ;
                      0016
                                   LIST P=16C71,F=INHX8M
                     0017 ;
                               include "picreg.equ"
                     0018
                     0083
                      0018
                     0019;
0010
                      0020 flag
                                           10
                                   equ
0011
                     0021 TEMP
                                   equ
                                           11
0000
                      0022 adover
                                           0
0001
                     0023 adif
                                   equ
                     0024 adgo
                                           2
0002
                                   equ
0006
                     0025 adie
                                   equ
                                           6
0007
                      0026 gie
0005
                      0027 rp0
                                   equ
                      0028 ;
                     0029
                                   ORG
                                           0x00
                      0030 ;
                      0031;
0000 2810
                      0032
                                           start
                                   goto
                     0033;
                      0034
                                           0 \times 04
                                   ora
0004 281C
                     0035
                                           service ad
                                                            ;interrupt vector
                                   goto
                      0036;
                     0037 ;
                      0038
                                           0x10
                                   org
                     0039 start
0010 3000
                      0040
                                   movlw
                                           B'00000000'
                                                            ;init i/o ports
0011 0086
                      0041
                                   movwf
                                           PORT_B
                      0042
                                   tris
                                           PORT_B
                      0043;
0013 2022
                      0044
                                   call
                                           InitializeAD
                      0045 update
0014 1010
                                   bcf
                                            flag,adover
                                                            ;reset software a/d flag
0015 202B
                                                            ;setup delay >= 10uS.
                                   call
                                           SetupDelay
0016 1088
                      0048
                                   bcf
                                           ADCON0,adif
                                                            ;reset a/d int flag (ADIF)
0017 1508
                                   bsf
                                           ADCON0, adgo
                                                            ;start new a/d conversion
0018 178B
                      0050
                                            INTCON, gie
                                                             ;enable global interrupt
                      0051 loop
0019 1810
                      0052
                                   btfsc
                                           flag,adover
                                                            ;a/d over?
001A 2814
                      0053
                                           update
                                                             ;yes start new conv.
                                   goto
001B 2819
                      0054
                                                            ;no then keep checking
                      0055 ;
                      0056 service_ad
001C 1C88
                      0057
                                   btfss
                                           ADCON0,adif
                                                             ;ad interrupt?
001D 0009
                      0058
                                   retfie
                                                            ;no then ignore
001E 0809
                      0059
                                   movf
                                           ADRES, W
                                                            ;get a/d value
```

```
001F 0086
                                 movwf
                                         PORT_B
                                                        ;output to port b
0020 1410
                                                        ;a/d done set
                    0061
                                 bsf
                                         flag,adover
0021 0008
                                                        ;do not enable int
                                 return
                    0063;
                    0065 ;InitializeAD, initializes and sets up the A/D hardware.
                    0066 ;select ch0 to ch3, RC OSC., a/d interrupt.
                    0067 InitializeAD
0022 1683
                    0068
                                bsf
                                         STATUS, rp0
0023 3000
                    0069
                                 movlw
                                         B'00000000'
                                                        ;select ch0-ch3...
0024 0088
                    0070
                                 movwf
                                         ADCON1
                                                        ;as analog inputs
0025 1283
                    0071
                                bcf
                                         STATUS, rp0
                                                        ;select pg0
0026 018B
                    0072
                                 clrf
                                         INTCON
                                                        ;clr all interrupts
0027 170B
                    0073
                                 bsf
                                         INTCON, adie
                                                        ;enable a/d int.
0028 30C1
                    0074
                                 movlw
                                         B'11000001'
                                                        ;select:RC osc,ch0...
0029 0088
                    0075
                                 movwf
                                         ADCON0
                                                        ;turn on a/d
002A 0008
                    0076
                                 return
                    0077 ;
                    {\tt 0078} ; This routine is a software delay of 10uS for the a/d setup.
                    0079 ;At 4Mhz clock, the loop takes 3uS, so initialize TEMp with
                    0080 ;a value of 3 to give 9uS, plus the move etc should result in
                    0081 ;a total time of > 10uS.
                    0082 SetupDelay
002B 3003
                    0083
                                movlw
002C 0091
                    0084
                                 movwf
                                         TEMP
                    0085 SD
002D 0B91
                    0086
                                 decfsz TEMP
002E 282D
                    0087
                                 goto
002F 0008
                    0088
                                 return
                    0089;
                    0090;
                    0091
                                END
                    0092
                    0093
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0040 : -
All other memory blocks unused.
Errors :
```

Warnings :

### **APPENDIX D**

```
MPASM 1.00 Released
                       MULTAD.ASM
                                   7-15-1994 13:27:26
                                                                          PAGE 1
LOC OBJECT CODE
                     LINE SOURCE TEXT
                      0001 ;TITLE
                                   "A/D using Multiple Channels"
                      0002 ; This program is a simple implementation of the PIC16C71's
                      0003 ;A/D feature. This program demonstrates
                      0004 ; how to select multiple channels on the PIC16C71.
                      0005 ; The A/D is configured as follows:
                                   Vref = +5V internal.
                                   A/D Osc. = internal RC osc.
                      0008;
                                   A/D Interrupt = Off
                     0009 ;
                                   A/D Channels = all in a "Round Robin" format.
                      0010 ;
                                   A/D reuslts are stored in ram locations as follows:
                                   ch0 -> ADTABLE + 0
                      0011 ;
                                   ch1 -> ADTABLE + 1
                                   ch2 -> ADTABLE + 2
                      0013 ;
                      0014 ;
                                   ch3 -> ADTABLE + 3
                      0016 ;The ch0 A/D result is displayed as a 8 bit value on 8 leds
                      0017 ; connected to port b.
                      0018 ; Hardware: PICDEMO board.
                      0019 ;
                                           Stan D'Souza 7/6/93.
                      0020 ;
                      0021
                                   LIST P=16C71,F=INHX8M
                      0022 ;
                      0023
                               include "picreg.equ"
                     0083
                     0023
                     0024 ;
0010
                      0025 TEMP
                                           10h
0001
                      0026 adif
0002
                     0027 adgo
                                           2
                     0028 ;
0006
                      0029 ch2
                                           6
0007
                     0030 ch3
                                   equ
വവവ
                     0031 flag
                                           വറ
0020
                     0032 ADTABLE equ
                                           20
                      0033;
                     0034
                                   ORG
                                           0x00
                     0035 ;
                     0036;
0000 2810
                     0037
                                   goto
                                           start
                     0038;
                                           0 \times 04
                      0039
                                   org
0004 2823
                     0040
                                   goto
                                           service_int
                                                             ;interrupt vector
                      0041 ;
                     0042 ;
                     0043
                                           0x10
                                   org
                     0044 start
0010 3000
                     0045
                                   movlw
                                           B'00000000'
                                                            ;make port b
0011 0086
                                           PORT B
                     0046
                                   movwf
                                                            ;as all outputs
0012 0066
                     0047
                                           PORT_B
                                   tris
                     0048;
0013 2024
                     0049
                                   call
                                           InitializeAD
                     0050 update
0014 0809
                     0051
                                   movf
                                           ADRES, W
0015 0080
                     0052
                                   movwf
                                                            ;save in table
0016 3020
                     0053
                                   movlw
                                           ADTABLE
                                                            ;chk if ch0
0017 0204
                      0054
                                   subwf
                                           FSR,W
0018 1D03
                     0055
                                   btfss
                                           STATUS, Z
                                                            ;yes then skip
0019 281C
                      0056
                                           NextAd
                                                            ;else do next channel
                                   goto
001A 0809
                     0057
                                   movf
                                           ADRES, W
                                                            ;get a/d value
001B 0086
                      0058
                                   movwf
                                           PORT_B
                                                            ;output to port b
                     0059 NextAd
```

```
001C 202E
                     0060
                                          NextChannel
                                  call.
                                                          ;select next channel
001D 203A
                     0061
                                  call
                                          SetupDelay
                                                          ;set up > = 10uS
                                         ADCON0.adif
001E 1088
                    0062
                                 bcf
                                                          ;clear flag
001F 1508
                     0063
                                 bsf
                                          ADCON0, adqo
                                                          ;start new a/d conversion
                    0064 loop
0020 1888
                    0065
                                 btfsc
                                         ADCON0,adif
                                                          ;a/d done?
0021 2814
                    0066
                                          update
                                                          ; ves then update
                                 goto
0022 2820
                     0067
                                                          ;wait till done
                                 goto
                                          1000
                    0068;
                     0069 service_int
0023 0008
                    0070
                                                         ;do not enable int
                                 return
                    0071 ;
                    0072 ;
                     0073 ;InitializeAD, initializes and sets up the A/D hardware.
                    0074 InitializeAD
0024 1683
                                 bsf
                                          STATUS,5
                                                          ;select pg1
                                         B'00000000'
                                                         ;select ch0-ch3...
0025 3000
                                 movlw
0026 0088
                     0077
                                         ADCON1
                                 movwf
                                                          ;as analog inputs
0027 1283
                    0078
                                 bcf
                                          STATUS,5
                                                          ;select pg0
0028 30C1
                     0079
                                          B'11000001'
                                 movlw
                                                          ;select:fosc/2, ch0.
0029 0088
                     0800
                                 movwf
                                         ADCON0
                                                          ;turn on a/d
002A 3020
                     0081
                                 movlw
                                         ADTABLE
                                                          ;get top of table address
002B 0084
                                                          ;load into indirect reg
                                 movwf
002C 0189
                     0083
                                  clrf
                                          ADRES
                                                          ;clr result reg.
002D 0008
                                 return
                     0085;
                     0086 ;NextChannel, selects the next channel to be sampled in a
                     0087 ; "round-robin" format.
                     0088 NextChannel
002E 3008
                    0089
                                 movlw
                                          80x0
                                                         ;get channel offset
002F 0788
                     0090
                                  addwf
                                         ADCON0
                                                         ;add to conf. reg.
0030 1288
                    0091
                                 bcf
                                          ADCON0,5
                                                         ;clear any carry over
                     0092 ;increment pointer to correct a/d result register
0031 0190
                    0093
                                 clrf
                                         TEMP
0032 1988
                    0094
                                 btfsc
                                          ADCON0,3
                                                         ;test lsb of chnl select
0033 1410
                    0095
                                 bsf
                                          TEMP,0
                                                         ;set if ch1 or ch3
0034 1A08
                    0096
                                 btfsc
                                          ADCON0,4
                                                         ;test msb of chnl select
0035 1490
                    0097
                                 bsf
                                          TEMP,1
                                                         ;set if ch0 or ch2
0036 3020
                     0098
                                 movlw
                                         ADTABLE
                                                         ;get top of table
                                         TEMP.W
0037 0710
                    0099
                                 addwf
                                                         ;add with temp
0038 0084
                    0100
                                 movwf
                                         FSR
                                                         ;allocate new address
0039 0008
                    0101
                                 return
                     0102 ;
                     0103 ; This routine is a software delay of 10uS for the a/d setup.
                     0104 ;At 4Mhz clock, the loop takes 3uS, so initialize TEMp with
                    0105 ;a value of 3 to give 9uS, plus the move etc should result in
                     0106 ;a total time of > 10uS.
                    0107 SetupDelay
003A 3003
                    0108
                                 movlw
                                          . 3
003B 0090
                    0109
                                 movwf
                                         TEMP
                    0110 SD
003C 0B90
                                 decfsz TEMP
                    0111
003D 283C
                     0112
                                 goto
                                         SD
003E 0008
                    0113
                                 return
                     0114
                    0115 ;
                     0116
                    0117
                                 END
                     0118
                    0119
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
All other memory blocks unused.
Errors
Warnings :
```



# **AN557**

# Four Channel Digital Voltmeter with Display and Keyboard

### INTRODUCTION

The PIC16C71 is a member of a new family of 8-bit microcontrollers, namely the PIC16CXX. The salient features of the PIC16C71 are:

- · Improved and enhanced instruction set
- · 14-bit instruction word
- · Interrupt capability
- On-chip four channel, 8-bit A/D converter

This application note demonstrates the capability of the PIC16C71. To make this application note easier for the end user, it has been broken down into four sub-sections:

Section 1: Implements the multiplexing of four 7 segment LEDs with the PIC16C71.

Section 2: Implements the multiplexing of four 7 segment LEDs as well as the sampling of a

4x4 Keypad.

Section 3: Implements the multiplexing of four 7 segment LEDs as well as the sampling of one

M/D channel

A/D channel.

 $Section \ 4: \quad Implements \ the \ multiplexing \ of \ four \ 7 \ seg-$ 

ment LEDs, sampling a 4x4 keypad and

four A/D channels.


### **IMPLEMENTATION**

# SECTION 1: MULTIPLEXING FOUR 7 SEGMENT LED DISPLAYS

#### Hardware

The PIC16C71's I/O ports have an improved sink/source specification. Each I/O pin can sink up to 25 mA and source 20 mA, in addition total Port B source current is 100 mA and sink current is 150 mA. Port A is rated for 50 mA source current and 80 mA sink current. This makes the PIC16C71 ideal for driving 7 segment LEDs. Since the total number of I/O is limited to 13, the 8-bit Port B is used to drive the 8 LEDs, while external sink transistors or MOSFETs are used to sink the digit current (See Figure 1). Another alternative is to use ULN2003 open collector sink current drivers, which are available in 16 pin DIP or very small S0-16 packages. Each transistor on the ULN2003 can sink a maximum of 500 mA and the base drive can be directly driven from the Port A pins.

### FIGURE 1 - MULTIPLEXING FOUR 7 SEGMENT LEDS



#### **Software**

The multiplexing is achieved by turning on each LED for a 5 msec duration every  $20\,\mu s$ . This gives an update rate of 50 Hz, which is quite exceptable to the human eye as a steady display. The 5 msec time base is generated by dividing the 4.096 MHz oscillator clock. The internal prescaler is configured to be a divide by 32 and assigned to the RTCC. The RTCC is pre-loaded with a value = 96. The RTCC will increment to FF and then roll over to 00 after a period =  $(256\text{-}96)^*(32^*4/4096000) = 5\,\mu s$ . When the RTCC rolls over, the RTIF flag is set and since the RTIE and GIE bits are enabled, an interrupt is generated.

The software implements a simple timer which increments at a 1 second rate. Every second, the 4 nibble (two 8-bit registers MsdTime and LsdTime) are incremented in a BCD format. The lower 4 bits of LsdTime correspond to the least significant digit (LSD) on the display. The high 4 bits of LsdTime correspond to the second significant digit of the display and so on. Depending on which display is turned on, the corresponding 4 bit BCD value is extracted from either MsdTime or LsdTime, and decoded to a 7 segment display. The RTCC interrupt is generated at a steady rate of 5 us and given an instruction time of 1 us. The entire display update program can reside in the interrupt service routine with no chance of getting an interrupt within an interrupt. The Code listing for Section 1 is in Appendix A.

# SECTION 2: MULTIPLEXING FOUR 7 SEGMENT LED DISPLAYS AND SCANNING A 4X4 KEYPAD

#### **Hardware**

A 4x4 keypad can be very easily interfaced to the PIC16C71's Port B (see Figure 2). Internal pull-ups on pins RB4 to RB7 can be enabled and disabled by setting the RBPU bit in the OPTION register. The internal pull-ups have a value of 20K at 5V (typical). In order to sense a low level at the input, the switch is "connected" to ground through a 2.2K resistor. A key hit normally lasts from 50 msec to as long as a person holds the key down. In order not to miss any key hits, the keypad is sampled every 20  $\mu s$  (just after the update of the MSD).

#### Software

To sample the keypad, the digit sinks are first disabled. Port B is then configured with RB4-RB7 as inputs and RB0-RB3 as outputs driven high. The pull-ups on RB4-RB7 are enabled. Sequentially RB0 to RB3 are made low while RB4 to RB7 are checked for a key hit (a low level). One key hit per scan is demonstrated in this program. Multiple key hits per scan can very easily be implemented. Once the key hit is sensed, a 40 msec debounce period elapses before key sampling is resumed. No more key hits are sensed until the present key is released. This prevents erroneous key inputs.

The program basically inputs the key hit and displays its value as a hexadecimal character on the multiplexed 7-segment LEDs. The Code Listing for Section 2 is in Appendix B.




FIGURE 2 - MULTIPLEXING FOUR 7 SEGMENT LEDS WITH A 4X4 KEYPAD

### SECTION 3: MULTIPLEXING FOUR 7 SEGMENT LED DISPLAYS AND THE A/D CHANNEL 0

### **Hardware**

The four analog channels are connected to RA0-RA3. If any of these pins are used normally as digital I/O, they can momentarily be used as analog inputs. In order to avoid interference from the analog source, it is advisable to buffer the analog input through a voltage follower op amp, however, it is not always necessary. Figure 3A and 3B show some typical configurations. In this application, the analog input is a potentiometer whose wiper is connected through an RC network to channel 0. The RC is necessary in order to smooth out the analog voltage. The RC does contribute to a delay in the sampling time, however the stability of the analog reading is greatly improved.

### Software

The analog input is sampled every 20 msec. The digit sinks and the drivers are turned off i.e. Port A is configured as an input and Port B outputs are made low. A 1msec settling time is allowed for the external RC network connected to the analog input to settle and then the A/D conversion is started. The result is read then converted from an 8-bit binary value to a 3-digit BCD value which is then displayed on the 7 Segment LEDs. The Code Listing for Section 3 is in Appendix C.

FIGURE 3A - TYPICAL CONNECTION FOR ANALOG/DIGITAL INPUT





FIGURE 3B - TYPICAL CONNECTION FOR ANALOG/DIGITAL INPUT



### SECTION 4: MULTIPLEXING FOUR 7 SEGMENT LED DISPLAYS WITH A 4X4 KEYPAD AND 4 A/D CHANNELS

#### **Hardware**

This section essentially incorporated Sections 1, 2 and 3 to give a complete four channel voltmeter. Figure 4 shows a typical configuration. The analog channels are connected through individual potentiometers to their respective analog inputs and are sampled every 20 msec in a round robin format. The sampling rate can be increased to as fast as once every 5  $\mu s$  if required. The keypad sampling need not be any faster than once every 20  $\mu s$ .

### **Software**

The program samples the analog inputs and saves the result in four consecutive locations starting at "ADVALUE", with channel 0 saved at the first location and so on. By default, channel 0 is displayed. If Key 1 is pressed, channel 1 is displayed and so on. Key hits > 3 are ignored. The Code Listing for Section 4 is in Appendix D.

### **Code Size**

Section 1: Program Memory: 139
Data Memory: 6

Section 2: Program Memory: 207

Data Memory: 13

Section 3: Program Memory: 207

Data Memory: 17

Section 4: Program Memory:


Data Memory:

### Conclusion

The four A/D channels on the PIC16C71 can be multiplexed with digital I/O, thus reducing overall pin counts and improving I/O pin usage in an analog application.

Author: Stan D'Souza, Logic Products Division





### 3

# Four Channel Digital Voltmeter with Display and Keyboard

#### APPENDIX A

MPASM B0.50 PAGE 1

```
; This program is to demonstrate how to multiplex four 7 segment LED \,
                      ; digits using a PIC16C71. The four digits will start at 0000 and \,
                      ;increment at a 1 sec rate up to 9999.
                      ;The LEDs are updated every 5 msec, for a multiplexing rate of 20 msec.
                      ; The RTCC timer is used in internal interrupt mode to generate the 5 msec.
                                                              Stan D'Souza 5/8/93
                      LIST P=16C71, F=INHX8M
                             include "picreg.equ"
000C
                      TempC
                                             0x0c
                                                            ;temp general purpose regs
                                     eau
                      TempD
                                             0 \times 0 d
                                     equ
000E
                      TempE
                                     equ
                                             0x0e
                      Count
                                             0x0f
                                     equ
0010
                      MsdTime
                                     equ
                                             0x10
                                                             ;most significant Timer
                                                             ;Least significant Timer
                                     equ
0001
                      OptionReg
                                     equ
                                     equ
0026
                      BcdMsd
                                             26
                                     equ
                                     equ
0000 2805
                                                            ;skip over interrupt vector
                                     goto
                                             Start
                                     org
0004 281D
                                     goto
                                             ServiceInterrupts
0005 2008
                                             InitPorts
0006 2012
                                             InitTimers
                      loop
0007 2807
                                             loop
                      InitPorts
0008 1683
                                     bsf
                                             STATUS, RP0
                                                             ;select pg 1
0009 3003
                                     movlw
                                                             ;make RA0-3 digital I/O
000A 0108
                                     movwf
                                            ADCON1
000B 0205
                                     clrf
                                             TRISA
                                                             ;make RA0-4 outputs
000C 0206
                                     clrf
                                             TRISB
                                                             ;make RB0-7 outputs
000D 1283
                                     bcf
                                             STATUS, RPO
                                                             ;select page 0
000E 0185
                                     clrf
                                             PORT_A
                                                             ; make all outputs low
000F 0186
                                     clrf
                                             PORT_B
                                                            ;enable MSB digit sink
0010 1585
                                     bsf
                                             PORT_A,3
0011 0008
                                     return
                      ; The clock speed is 4.096 \mathrm{Mhz}. Dividing internal clk. by a 32 prescaler,
                      ;the rtcc will be incremented every 31.25uS. If rtcc is preloaded ;with 96, it will take (256-96)*31.25uS to overflow i.e. 5msec. So the
                      ;end result is that we get a rtcc interrupt every 5msec.
                      InitTimers
0012 0190
                                     clrf
                                             MsdTime
                                                             ;clr timers
0013 0191
                                             LsdTime
                                     clrf
                                             STATUS, RPO
                                                            ;select pg 1
0014 1683
                                     bsf
0015 3084
                                     movlw
                                            B'10000100'
                                                            ;assign ps to rtcc
```

0016 0081	movwf	OptionReg	ps = 32
0017 1283	bcf	STATUS, RP0	;select pg 0
0018 3020	movlw	B'00100000'	;enable rtcc interrupt
0019 008B		INTCON	;
001A 3060	movlw		;preload rtcc
001B 0081	movwf	RTCC	start counter
001C 0009	retfi	e	
	;		
	ServiceInterr		
001D 190B	btfsc	INTCON, RTIF	<pre>;rtcc interrupt?</pre>
001E 2822	goto	ServiceRTCC	yes then service
001F 3020		B'00100000'	;else clr rest
0020 008B		INTCON	
0021 0009	retfic	9	
	; ServiceRTCC		
0022 3060	movlw	. 96	;initialize rtcc
0023 0081	movwf		
0024 110B			clr int flag;
0025 2028	call	INTCON,RTIF IncTimer	;inc timer
0026 2050	call	UpdateDisplay	update display
0027 0009	retfie		
	;		
	;The display	is incremented ever	y 200*5msec = 1 Sec.
	IncTimer		
0028 0A0F		Count, w	;inc count
0029 3AC8		. 200	;= 200?
002A 1903 002B 282E		STATUS, Z	ino then skip; else inc time
002B 282E 002C 0A8F		DoIncTime Count	/else inc time
002C 0A8F	returi		
0025 0000	DoIncTime	.1	
002E 018F	clrf	Count	clr count
002F 0A11	incf	LsdTime,w	;get lsd
0030 390F	andlw	0x0F	;mask high nibble
0031 3A0A	xorlw	0x0a	; = 10?
0032 1903		STATUS, Z	ino then skip
0033 2836		IncSecondLsd	;inc next lsd
0034 0A91		LsdTime	else inc timer;
0035 0008	retur		
0026 0011	IncSecondLsd		14 4 1
0036 0E11 0037 390F		LsdTime,w 0x0F	;get hi in low nibble ;mask hi nibble
0037 390F 0038 3E01	addlw		inc it
0030 3201		LsdTime	restore back
003A 0E91		LsdTime	; /
003B 3A0A		0x0a	; = 10?
003C 1903		STATUS, Z	ino then skip
003D 283F		IncThirdLsd	;else inc next lsd
003E 0008	retur	n	
	IncThirdLsd		
003F 0191		LsdTime	
0040 0A10		MsdTime,w	get 3rd 1sd
0041 390F		0x0F	;mask hi nibble
0042 3A0A		0x0a	;= 10?
0043 1903	btfsc	•	ino then skip
0044 2847 0045 0A90	goto	IncMsd MsdTime	;else Msd ;else inc timer
0045 0A90 0046 0008	returi		/else inc cimei
0040 0000	IncMsd		
0047 OE10		MsdTime,w	get hi in lo nibble;
0048 390F	-	0x0F	mask hi nibble
0049 3E01	addlw		;inc timer
004A 0090		MsdTime	restore back
004B 0E90		MsdTime	; /
004C 3A0A		0x0a	;= 10?
004D 1903	btfsc	STATUS, Z	;no then skip
004E 0190	clrf	MsdTime	;clr msd
004F 0008	retur	n	

	;		
	; UpdateDisplay		
0050 0805	movf	PORT_A,w	present sink value in w
0051 0185	clrf	PORT_A	disable all digits sinks;
0052 390F		0x0f	
0053 008C		TempC	save sink value in tempC
0054 160C	bsf	TempC,4	preset for 1sd sink
0055 0C8C	rrf	TempC	determine next sink value
0056 1C03 0057 118C	btfss bcf	STATUS, CARRY TempC, 3	<pre>;c=1? ;no then reset LSD sink</pre>
0057 110C 0058 180C		TempC,0	;else see if Msd
0059 286B		UpdateMsd	yes then do Msd
005A 188C	_	TempC,1	;see if 3rdLsd
005B 2866	goto	Update3rdLsd	;yes then do 3rd Lsd
005C 190C	btfsc	TempC,2	;see if 2nd Lsd
005D 2861	goto	Update2ndLsd	yes then do 2nd 1sd
	UpdateLsd		
005E 0811	movf	LsdTime,w	get Lsd in w
005F 390F	andlw		; /
0060 286F	Update2ndLsd	DisplayOut	enable display;
0061 2080	_	Chk2LsdZero	;msd = 0 & 2 lsd 0?
0062 1D03		STATUS, Z	yes then skip
0063 0E11		LsdTime,w	get 2nd Lsd in w
0064 390F	andlw	0x0f	;mask rest
0065 286F	goto	DisplayOut	enable display;
	Update3rdLsd		
0066 2088		ChkMsdZero	imsd = 0?
0067 1D03		STATUS, Z	yes then skip
0068 0810		MsdTime,w	get 3rd Lsd in w
0069 390F 006A 286F	andlw	DisplayOut	;mask low nibble ;enable display
000A 200F	UpdateMsd	Dispiayout	remable display
006B 0E10		MsdTime,w	get Msd in w
006C 390F	andlw	·	mask rest
006D 1903		STATUS, Z	;msd != 0 then skip
006E 300A	movlw	0x0a	
	DisplayOut		
006F 2074	call	LedTable	get digit output;
0070 0086		PORT_B	drive leds
0071 080C		TempC,w	get sink value in w
0072 0085 0073 0008	returr	PORT_A	
0073 0008	;	I	
	;		
	LedTable		
0074 0782	addwf	PCL	add to PC low
0075 343F	retlw	B'00111111'	;led drive for 0
0076 3406	retlw	B'00000110'	;led drive for 1
0077 345B		B'01011011'	;led drive for 2
0078 344F		B'01001111'	;led drive for 3
0079 3466		B'01100110'	;led drive for 4 ;led drive for 5
007A 346D 007B 347D		B'01101101' B'01111101'	;led drive for 6
007B 347D 007C 3407	retlw	B'00000111'	;led drive for 7
007C 3407 007D 347F		B'01111111'	;led drive for 8
007E 3467		B'01100111'	;led drive for 9
007F 3400		B'00000000'	;blank led drive
	;		
	i		
	Chk2LsdZero		
0080 2088		ChkMsdZero	;msd = 0?
0081 1D03		STATUS, Z	yes then skip
0082 0008	return		else return
0083 0E11 0084 390F		LsdTime,w 0x0f	<pre>;get 2nd lsd ;mask of LSD</pre>
0084 390F 0085 1D03		STATUS, Z	;0? then skip
0085 1003	return		, o. enen brip

### 3

# Four Channel Digital Voltmeter with Display and Keyboard

#### Appendix B MPASM B0.50 PAGE 1 ;This program is to demonstrate how to multiplex four 7 segment LED ;digits and a 4X4 keypad using a PIC16C71. The four digits will start as '0000' and when a key is hit ; it is displayed on the 7 segment leds as a hex value 0 to F. The last ;digit hit is always displayed on the right most led with the rest of ; the digits shifted to the left. The left most digit is deleted. ;The LEDs are updated every 20msec, the keypad is scanned at a rate of 20 msec. ;The RTCC timer is used in internal interrupt mode to generate the 5 msec. Stan D'Souza 5/8/93 LIST P=16C71, F=INHX8M include "picreg.equ" TempC equ ;temp general purpose regs 0x0d TempD equ TempE equ 0020 equ 0x200021 PBBuf equ 000F Count 0x0f equ 0010 MsdTime $0 \times 10$ ;most significant Timer equ 0011 LsdTime 0x11;Least significant Timer equ 0012 KeyFlag equ 0x12;flags related to key pad 0000 keyhit ;bit 0 -> key-press on equ 0001 DebnceOn ;bit 1 -> debounce on equ 0002 noentry ;no key entry = 0equ 0003 ServKey equ ;bit 3 -> service key 0013 Debnce equ 0x13;debounce counter 0014 NewKey $0 \times 14$ equ 002F WBuffer equ 0x2f 002E StatBuffer 0x2e 0001 OptionReg equ 0002 PCL equ push macro movwf WBuffer ;save w reg in Buffer swapf WBuffer ;swap it ;get status swapf STATUS, w movwf StatBuffer ;save it endm pop macro StatBuffer,w ;restore status swapf STATUS movwf swapf WBuffer.w ;restore W req endm 0 orq 0000 280D ;skip over interrupt vector goto Start 4 orq ;It is always a good practice to save and restore the w reg, ; and the status reg during a interrupt. push 0004 00AF movwf WBuffer ;save w reg in Buffer

0005 0EAF

0006 0E03

0007 00AE

0008 2036

WBuffer

STATUS, w

StatBuffer

ServiceInterrupts

;swap it

;save it

;get status

swapf

swapf

movwf

call

```
0009 0E2E
                              swapf
                                      StatBuffer,w
000A 0083
                              movwf
                                      STATUS
000B 0E2F
                              swapf
                                      WBuffer,w
                                                             ;restore W reg
000C 0009
                              retfie
                       Start
000D 2020
                              call
                                      InitPorts
000E 202A
                              call
                                      InitTimers
                       loop
000F 1992
                              btfsc KeyFlag, ServKey
                                                             ;key service pending
0010 2012
                              call
                                      ServiceKey
                                                             ;yes then service
0011 280F
                              goto
                                      loop
                       ;ServiceKey, does the software service for a keyhit. After a key service,
                       ; the ServKey flag is reset, to denote a completed operation.
                       ServiceKey
                                      NewKey,w
                                                             ;get key value
0012 0814
                              movf
0013 008E
                              movwf
                                      TempE
                                                             ;save in TempE
0014 0E10
                              swapf
                                      MsdTime.w
                                                             ;move MSD out
0015 39F0
                                      B'11110000'
                                                             clr lo nibble
                              andlw
0016 0090
                                      MsdTime
                                                             ;save back
                              movwf
0017 OE11
                                      LsdTime.w
                                                             ;get Lsd
                              swapf
0018 390F
                                      B'00001111'
                                                             ;mask off lsd
                              andlw
0019 0490
                                      MsdTime
                                                             and left shift 3rd
                              iorwf
001A 0E11
                                      LsdTime,w
                                                             ; get Lsd again
                              swapf
001B 39F0
                                      B'11110000'
                              andlw
                                                             ;mask off 2nd
001C 040E
                                                             or with new 1sd
                              iorwf
                                      TempE.w
001D 0091
                                                             ;make Lsd
                              movwf
                                      LsdTime
001E 1192
                              bcf
                                      KeyFlag,ServKey
                                                             reset service flag
001F 0008
                              return
                       InitPorts
                                      STATUS, RP0
0020 1683
                              bsf
                                                             ;select pg 1
0021 3003
                                                             ;make RA0-3 digital I/O
                              movlw
0022 0108
                              movwf
                                      ADCON1
0023 0205
                                      TRISA
                                                             ;make RA0-4 outputs
                              clrf
0024 0206
                                                             ;make RB0-7 outputs
                              clrf
0025 1283
                              bcf
                                      STATUS, RPO
                                                             ;select page 0
0026 0185
                                                             ;make all outputs low
                                      PORT_A
0027 0186
                              clrf
                                      PORT_B
0028 1585
                                      PORT_A,3
                                                             ;enable MSB digit sink
0029 0008
                              return
                       ;The clock speed is 4.096Mhz. Dividing internal clk. by a 32 prescaler,
                       ;the rtcc will be incremented every 31.25uS. If rtcc is preloaded
                       ; with 96, it will take (256-96)*31.25uS to overflow i.e. 5msec. So the
                       ;end result is that we get a rtcc interrupt every 5msec.
                       InitTimers
002A 0190
                              clrf
                                      MsdTime
                                                             ;clr timers
002B 0191
                              clrf
                                      LsdTime
002C 0192
                              clrf
                                      KeyFlag
                                                             ;clr all flags
002D 1683
                              bsf
                                      STATUS, RP0
                                                             ;select pg 1
002E 3084
                              movlw
                                      B'10000100'
                                                             ;assign ps to rtcc
002F 0081
                              movwf
                                      OptionReg
                                                             ips = 32
0030 1283
                              bcf
                                      STATUS, RP0
                                                             ;select pg 0
0031 3020
                              movlw
                                      B'00100000'
                                                             ;enable rtcc interrupt
0032 008B
                              movwf
                                      INTCON
                                      .96
0033 3060
                              movlw
                                                             ;preload rtcc
0034 0081
                              movwf
                                      RTCC
                                                             ;start counter
0035 0009
                              retfie
                      ServiceInterrupts
0036 190B
                              btfsc INTCON.RTIF
                                                             ;rtcc interrupt?
0037 283B
                              goto
                                      ServiceRTCC
                                                             ;yes then service
0038 018B
                                                             ;else clr all int
                              clrf
                                      TNTCON
                                      INTCON, RTIE
0039 168B
                              bsf
```

```
return
                       ServiceRTCC
003B 3060
                                                              ;initialize rtcc
                               movlw
003C 0081
                               movwf
003D 110B
                                       INTCON, RTIF
                                                               clr int flag
                               bcf
003E 1805
                               btfsc
                                       PORT_A,0
                                                              ;if msb on then do
003F 2042
                                                              ;do a quick key scan
                                       ScanKeys
0040 20A1
                               call
                                       UpdateDisplay
                                                               ;update display
0041 0008
                       ;ScanKeys, scans the 4X4 keypad matrix and returns a key value in
                       ; NewKey (0 - F) if a key is pressed, if not it clears the keyhit flag.
                       ;Debounce for a given keyhit is also taken care of.
                       ;The rate of key scan is 20msec with a 4.096Mhz clock.
0042 1C92
                               btfss
                                       KeyFlag,DebnceOn
                                                              ;debounce on?
0043 2848
                               goto
                                                              ;no then scan keypad
0044 0B93
                               decfsz Debnce
                                                              ;else dec debounce time
0045 0008
                               return
                                                              ;not over then return
0046 1092
                               bcf
                                       KeyFlag,DebnceOn
                                                              ; over, clr debounce flag
0047 0008
                               return
                                                              ;and return
                       Scan1
0048 208A
                               call
                                       SavePorts
                                                              ;save port values
                                       B'11101111'
0049 30EF
                               movlw
                                                              ;init TempD
004A 008D
                               movwf
                                       TempD
                       ScanNext
                                                              ;read to init port
004B 0806
                               movf
                                       PORT_B,w
004C 100B
                               bcf
                                       INTCON, RBIF
                                                              ;clr flag
004D 0C8D
                               rrf
                                       TempD
                                                               ;get correct column
004E 1C03
                               btfss
                                       STATUS, C
                                                               ;if carry set?
004F 2862
                               goto
                                       NoKey
                                                              ino then end
0050 080D
                               movf
                                       TempD,w
                                                              ;else output
0051 0086
                                                              ;low column scan line
                               movwf
                                       PORT_B
0052 0000
                               nop
0053 1C0B
                                       INTCON RRIF
                                                              ;flag set?
                               btfss
0054 284B
                               goto
                                       ScanNext
                                                               ;no then next
0055 1812
                               btfsc
                                       KeyFlag, keyhit
                                                              ;last key released?
0056 2860
                                                              ;no then exit
                               goto
                                       SKreturn
0057 1412
                                                              ;set new key hit
                                       KeyFlag, keyhit
                               bsf
0058 OE06
                                                              ;read port
                                       PORT B,w
                               swapf
0059 008E
                                                              ; save in TempE
                               movwf
                                       TempE
                                                              ;get key value 0 - F
;save as New key
005A 2064
                                       GetKeyValue
                               call
005B 0094
                                       NewKey
                               movwf
005C 1592
                                       KeyFlag, ServKey
                                                              ;set service flag
                               bsf
005D 1492
                                                              ;set flag
                               bsf
                                       KeyFlag,DebnceOn
005E 3004
                               movlw
005F 0093
                                                              ;load debounce time
                               movwf
                                       Debnce
                       SKreturn
0060 2097
                               call
                                       RestorePorts
                                                              ;restore ports
0061 0008
                               return
                       NoKey
0062 1012
                               bcf
                                       KeyFlag, keyhit
0063 2860
                               goto
                                       SKreturn
                       ;GetKeyValue gets the key as per the following layout
                                           Col1
                                                    Col2
                                                            Col3
                                                                    Col3
                                                    (RB2)
                        ;Row1(RB4)
                        ;Row2(RB5)
                                                      5
                                                                      7
                        ;Row3(RB6)
                        ;Row4(RB7)
                                             С
                                                     D
                                                              E
                                                                      F
```

```
GetKeyValue
0064 018C
                              clrf
                                      TempC
0065 1D8D
                              btfss
                                      TempD,3
                                                     ;first column
0066 286E
                              goto
                                      RowValEnd
0067 0A8C
                              incf
                                      TempC
                                      TempD,2
0068 1D0D
                              btfss
                                                     ; second col.
0069 286E
                              goto
                                      RowValEnd
006A 0A8C
                              incf
                                      TempC
006B 1C8D
                              btfss
                                      TempD,1
                                                     ;3rd col.
006C 286E
                              goto
                                      RowValEnd
006D 0A8C
                              incf
                                      TempC
                                                     ;last col.
                      RowValEnd
006E 1C0E
                              btfss
                                      TempE, 0
                                                      ;top row?
006F 2878
                                                      ;yes then get 0,1,2&3
                              goto
                                      Get.ValCom
0070 1C8E
                              btfss
                                      TempE, 1
                                                     ;2nd row?
0071 2877
                              goto
                                      Get4567
                                                     ; yes the get 4,5,6&7
0072 1D0E
                              btfss
                                      TempE,2
                                                      ;3rd row?
0073 2875
                                                     ;yes then get 8,9,a&b
                              goto
                                      Get.89ab
                      Getcdef
0074 150C
                              bsf
                                      TempC,2
                                                     ;set msb bits
                      Get89ab
0075 158C
                              bsf
                                      TempC,3
0076 2878
                                      GetValCom
                                                     ;do common part
                              goto
                      Get4567
0077 150C
                                      TempC,2
                              bsf
                      GetValCom
0078 080C
                              movf
                                      TempC.w
0079 0782
                              addwf
                                      PCL
007A 3400
                              retlw
007B 3401
                              retlw
007C 3402
                              retlw
007D 3403
                              retlw
007E 3404
                              retlw
007F 3405
                              retlw
0080 3406
                              retlw
0081 3407
                              retlw
0082 3408
                              retlw
0083 3409
                              retlw
0084 340A
                              retlw
                                      0a
0085 340B
                              retlw
0086 340C
                              retlw
0087 340D
                              retlw
0088 340E
                              retlw
0089 340F
                       ;SavePorts, saves the porta and portb condition during a key scan
008A 0805
                              movf
                                      PORT_A,w
                                                     ;Get sink value
008B 00A0
                              movwf
                                      PABuf
                                                     ;save in buffer
008C 0185
                              clrf
                                      PORT_A
                                                     ;disable all sinks
008D 0806
                              movf
                                      PORT_B,w
                                                     ;get port b
008E 00A1
                              movwf
                                      PBBuf
                                                     ;save in buffer
008F 30FF
                              movlw
                                      0xff
                                                      ;make all high
0090 0086
                              movwf
                                      PORT B
                                                      ; on port b
0091 1683
                              bsf
                                      STATUS, RP0
                                                      ;select page 1
0092 1381
                              bcf
                                      OptionReg,7
                                                      ; enable pull ups
0093 30F0
                              movlw
                                      B'11110000'
                                                      ;port b hi nibble inputs
0094 0106
                              movwf
                                      TRISB
                                                     ;lo nibble outputs
                                      STATUS, RP0
0095 1283
                              bcf
                                                     ;page 0
0096 0008
                              return
                       ; RestorePorts, restores the condition of porta and portb after a
                       ;key scan operation.
                       RestorePorts
0097 0821
                              movf
                                      PBBuf,w
                                                     ;get port n
0098 0086
                              movwf
                                      PORT B
                                      PABuf,w
0099 0820
                              movf
                                                     ;get port a value
```

```
009A 0085
                                       PORT_A
009B 1683
                               bsf
                                       STATUS, RP0
                                                      ;select page 1
009C 1781
                               bsf
                                       OptionReg,7
                                                      ;disable pull ups
009D 0205
                               clrf
                                       TRISA
                                                      ;make port a outputs
009E 0206
                               clrf
                                      TRISB
                                                      ;as well as PORTB
009F 1283
                               bcf
                                       STATUS, RP0
                                                      ;page 0
00A0 0008
                               return
                       UpdateDisplay
00A1 0805
                               movf
                                       PORT_A,w
                                                      ;present sink value in w
00A2 0185
                               clrf
                                       PORT_A
                                                      ; disable all digits sinks
00A3 390F
                               andlw
                                       0x0f
00A4 008C
                               movwf
                                      TempC
                                                      ; save sink value in tempC
00A5 160C
                               bsf
                                       TempC,4
                                                      ;preset for 1sd sink
00A6 0C8C
                               rrf
                                       TempC
                                                      ;determine next sink value
                                      STATUS, CARRY
00A7 1C03
                               btfss
                                                      ;c=12
                                                      ;no then reset LSD sink
00A8 118C
                               bcf
                                       TempC,3
00A9 180C
                               bt.fsc
                                      TempC.0
                                                      ;else see if Msd
00AA 28B8
                               goto
                                       UpdateMsd
                                                      ;yes then do Msd
00AB 188C
                               btfsc
                                      TempC.1
                                                      ;see if 3rdLsd
00AC 28B5
                                      Update3rdLsd
                                                      ;yes then do 3rd Lsd
                               goto
00AD 190C
                                                      ;see if 2nd Lsd
                               btfsc
                                      TempC, 2
00AE 28B2
                                      Update2ndLsd
                                                      ;yes then do 2nd 1sd
                               goto
                       UpdateLsd
00AF 0811
                                      LsdTime.w
                                                      ;get Lsd in w
                               movf
00B0 390F
                               andlw
                                      0x0f
00B1 28BA
                                      DisplayOut
                               ant.o
                       Update2ndLsd
00B2 0E11
                                      LsdTime,w
                                                      ;get 2nd Lsd in w
                               swapf
00B3 390F
                                                      ;mask rest
                               andlw
                                      0x0f
00B4 28BA
                                      DisplayOut
                                                      ;enable display
                               goto
                       Update3rdLsd
00B5 0810
                                       MsdTime,w
                                                      ;get 3rd Lsd in w
                               movf
00B6 390F
                               andlw
                                      0x0f
                                                      ;mask low nibble
00B7 28BA
                                                      ;enable display
                                      DisplayOut
                               goto
                       UpdateMsd
00B8 0E10
                                      MsdTime,w
                                                      ;get Msd in w
                               swapf
00B9 390F
                               andlw
                                      0x0f
                                                      ;mask rest
                       DisplayOut
00BA 20BF
                              call
                                                      ;get digit output
00BB 0086
                               movwf
                                      PORT_B
00BC 080C
                                       TempC,w
                                                      ;get sink value in w
00BD 0085
                               movwf
00BE 0008
                               return
                       LedTable
00BF 0782
                               addwf
                                      PCL
                                                      ;add to PC low
00C0 343F
                               retlw
                                      B'00111111'
                                                      ;led drive for 0
00C1 3406
                               retlw
                                      B'00000110'
                                                      ;led drive for 1
00C2 345B
                               retlw
                                      B'01011011'
                                                      ;led drive for 2
00C3 344F
                               retlw
                                      B'01001111'
                                                      ;led drive for 3
00C4 3466
                               retlw
                                      B'01100110'
                                                      ;led drive for 4
00C5 346D
                               retlw
                                      B'01101101'
                                                      ;led drive for 5
00C6 347D
                               retlw
                                      B'01111101'
                                                      ;led drive for 6
00C7 3407
                               retlw
                                      B'00000111'
                                                      ;led drive for 7
00C8 347F
                               retlw
                                      B'01111111'
                                                      ;led drive for 8
00C9 3467
                               retlw
                                      B'01100111'
                                                      ;led drive for 9
00CA 3477
                               retlw
                                      B'01110111'
                                                      ;led drive for A
00CB 347C
                               retlw
                                      B'01111100'
                                                      ;led drive for b
00CC 3439
                               retlw
                                      B'00111001'
                                                      ;led drive for C
00CD 345E
                               retlw
                                      B'01011110'
                                                      ;led drive for d
00CE 3479
                               retlw
                                      B'01111001'
                                                      ;led drive for E
00CF 3471
                               retlw
                                      B'01110001'
                                                      ;led drive for F
                               end
```

### Appendix C

MPASM B0.50 PAGE 1

```
;This program is to demonstrate how to multiplex four 7 segment LED
                      and sample ch0 of the a/d in a PIC16C71. The a/d value is displayed
                      ; as a 3 digit decimal value of the a/d input (0 - 255).
                      The LEDs are updated every 20msec, the a/d is sampled every 20 msec.
                      The RTCC timer is used in internal interrupt mode to generate the 5 msec.
                                                             Stan D'Souza 5/8/93
                      LIST P=16C71, F=INHX8M
                             include "picreg.equ"
0026
                      BcdMsd
                                     equ
0027
                      Bcd
                                     equ
000C
                      TempC
                                            0x0c
                                                           ;temp general purpose regs
                                     equ
000D
                      TempD
                                            0x0d
                                     equ
000E
                      TempE
                                     equ
0020
                      PABuf
                                            0x20
                                     equ
0021
                      PBBuf
                                     equ
                                            0x21
000F
                      Count
                                     equ
                                            0x0f
                                                           ;count
0010
                      MsdTime
                                            0 \times 10
                                                           ;most significant Timer
                                     equ
0011
                      LsdTime
                                            0x11
                                                            ;Least significant Timer
                                     equ
0012
                      ADFlag
                                     equ
                                            0x12
                                                           ;flags related to key pad
0005
                      ADOver
                                                           ;bit 5 -> a/d over
                                     equ
002F
                      WBuffer
                                     equ
                                            0x2f
002E
                      StatBuffer
                                     equ
                                            0x2e
0001
                      OptionReg
                                     equ
0002
                      PCL
                      push
                                     macro
                      movwf
                                     WBuffer
                                                           ;save w reg in Buffer
                      swapf
                                     WBuffer
                                                           ;swap it
                      swapf
                                     STATUS.w
                                                            ;get status
                      movwf
                                     StatBuffer
                                                            ;save it
                      endm
                      pop
                                     macro
                      swapf
                                     StatBuffer,w
                                                           restore status;
                      movwf
                                     STATUS
                                                           ;restore W reg
                      swapf
                                     WBuffer,w
                      endm
                      org
                                     0
0000 280D
                                                           ;skip over interrupt vector
                      goto
                                     Start
                      ;It is always a good practice to save and restore the w reg,
                      ; and the status reg during a interrupt.
                      push
0004 00AF
                      movwf
                                     WBuffer
                                                           ;save w reg in Buffer
0005 0EAF
                                     WBuffer
                      swapf
                                                           swap it;
0006 0E03
                                     STATUS, w
                                                           ; get status
                      swapf
0007 00AE
                                     StatBuffer
                                                            ;save it
                      movwf
0008 2039
                      call
                                     ServiceInterrupts
                      gog
0009 0E2E
                      swapf
                                     StatBuffer,w
                                                           restore status
000A 0083
                            movwf
                                    STATUS
```

```
000B 0E2F
                               swapf WBuffer,w
                                                              ;restore W reg
000C 0009
                               retfie
                       Start
000D 2021
                               call
                                       InitPorts
000E 202B
                               call
                                       InitTimers
000F 2036
                               call
                                       InitAd
                       loop
0010 1A92
                               btfsc
                                      ADFlag,ADOver
                                                              ;a/d over?
0011 2013
                               call
                                       UpdateAd
                                                              ;yes then update
0012 2810
                               goto
                                      100p
                       UpdateAd
0013 1088
                                      ADCON0, ADIF
                                                              ;a/d done?
                               btfss
0014 0008
                               return
                                                              ;no then leave
0015 0809
                               movf
                                      ADRES W
                                                              ;get a/d value
0016 00A1
0017 01A0
                               movwf
                                      L_byte
                               clrf
                                       H byte
0018 20AD
                               call
                                       B2_BCD
0019 0824
                               movf
                                      R2.W
                                                              ;get LSd
001A 0091
                                                              ;save in LSD
                               movwf
                                      LsdTime
                                                              ;get Msd
001B 0823
                               movf
                                       R1,W
001C 0090
                                      MsdTime
                                                              ;save in Msd
                               movwf
001D 1088
                                                              ;clr interrupt flag
                               bcf
                                       ADCON0, ADIF
001E 1008
                                       ADCONO . ADON
                                                              ;turn off a/d
                               bcf
001F 1292
                                       ADFlag, ADOver
                                                              ;clr flag
                               bcf
0020 0008
                               return
                       InitPorts
0021 1683
                               bsf
                                       STATUS, RPO
                                                              ;select pg 1
0022 3003
                               movlw
                                                              ;make RA0-3 digital I/O
0023 0108
                                      ADCON1
                               movwf
0024 0205
                               clrf
                                       TRISA
                                                              ;make RA0-4 outputs
                                                              ;make RB0-7 outputs
0025 0206
                                       TRISB
                               clrf
                                       STATUS, RP0
                                                              ;select page 0
                               bcf
0027 0185
                               clrf
                                       PORT_A
                                                              ;make all outputs low
0028 0186
                               clrf
                                       PORT_B
                                                              ;enable MSB digit sink
                               bsf
                                       PORT_A,3
002A 0008
                       ;The clock speed is 4.096Mhz. Dividing internal clk. by a 32 prescaler,
                       ;the rtcc will be incremented every 31.25uS. If rtcc is preloaded
                       ; with 96, it will take (256-96)*31.25uS to overflow i.e. 5msec. So the
                       ;end result is that we get a rtcc interrupt every 5msec.
002B 0190
                               clrf
                                       MsdTime
                                                              ;clr timers
002C 0191
                               clrf
                                       LsdTime
002D 1683
                               bsf
                                       STATUS, RPO
                                                              ;select pg 1
002E 3084
                               movlw
                                       B'10000100'
                                                              ;assign ps to rtcc
002F 0081
                               movwf
                                       OptionReg
                                                              ips = 32
0030 1283
                               bcf
                                       STATUS, RP0
                                                              ;select pg 0
0031 3020
                               movlw
                                      B'00100000'
                                                              ;enable rtcc interrupt
0032 008B
                               movwf
                                      INTCON
0033 3060
                               movlw
                                       .96
                                                              ;preload rtcc
0034 0081
                               movwf
                                      RTCC
                                                              ;start counter
0035 0009
                               retfie
                       InitAd
0036 30C8
                                      B'11001000'
                                                              ;init a/d
                               movlw
0037 0088
                               movwf ADCON0
0038 0008
                               return
```

```
ServiceInterrupts
0039 190B
                                     INTCON.RTIF
                              btfsc
                                                             ;rtcc interrupt?
003A 283E
                              goto
                                      ServiceRTCC
                                                              ;yes then service
003B 018B
                              clrf
                                      TNTCON
003C 168B
                              bsf
                                      INTCON, RTIE
003D 0008
                              return
                       ServiceRTCC
003E 3060
                                                             ;initialize rtcc
                              movlw
                                      . 96
003F 0081
                                      RTCC
                              movwf
0040 110B
                                      INTCON, RTIF
                              bcf
                                                             ;clr int flag
0041 1C05
                              btfss
                                      PORT A.O
                                                              ;last digit?
0042 2045
                              call
                                      SampleAd
                                                             ;then sample a/d
0043 2071
                                      UpdateDisplay
                                                             ;else update display
                              call
0044 0008
                              return
                      SampleAd
0045 205A
                              call
                                      SavePorts
0046 204C
                                                              ;do a ad conversion
                              call
                                      DoAd
                       AdDone
0047 1908
                              btfsc
                                      ADCON0,GO
                                                             ;ad done?
0048 2847
                              goto
                                      AdDone
                                                              ;no then loop
0049 1692
                              bsf
                                      ADFlag, ADOver
                                                              ;set a/d over flag
004A 2067
                              call
                                      RestorePorts
                                                              restore ports
004B 0008
                              return
                      DoAd
004C 0186
                                                              turn off leds
                              clrf
                                      PORT_B
004D 1683
                                      STATUS, RP0
                                                              ;select pg 1
004E 300F
                              movlw
                                                              ;make port a hi-Z
004F 0105
                              movwf
                                      TRISA
0050 1283
                              bcf
                                      STATUS, RP0
                                                              ;select pg 0
0051 1408
                              bsf
                                      ADCON0, ADON
0052 307D
                              movlw
                                      .125
0053 2056
                              call
                                      Wait
0054 1508
                                      ADCON0,GO
                                                              ;start conversion
0055 0008
                       Wait
0056 008C
                               movwf
                                     TempC
                                                             ;store in temp
                       Next
0057 0B8C
                              decfsz TempC
0058 2857
                              goto
0059 0008
                               return
                       ;SavePorts, saves the porta and portb condition during a key scan
                       ;operation.
                       SavePorts
005A 0805
                              movf
                                      PORT_A,w
                                                             ;Get sink value
005B 00A0
                              movwf
                                      PABuf
                                                              ;save in buffer
005C 0185
                              clrf
                                      PORT_A
                                                              ;disable all sinks
005D 0806
                              movf
                                      PORT B, w
                                                              ;get port b
                                                             ;save in buffer
005E 00A1
                              movwf
                                      PBBuf
005F 30FF
                              movlw
                                      0xff
                                                             ;make all high
0060 0086
                                      PORT B
                              movwf
                                                              on port b
                                      STATUS, RPO
0061 1683
                              bsf
                                                             ;select page 1
0062 1381
                                      OptionReg,7
                              bcf
                                                             ;enable pull ups
0063 30F0
                                      B'11110000'
                                                             ;port b hi nibble inputs
                              movlw
                                                              ;lo nibble outputs
0064 0106
                              movwf
                                      TRISB
0065 1283
                              bcf
                                      STATUS, RPO
                                                             ;page 0
0066 0008
                              return
                       ;RestorePorts, restores the condition of porta and portb after a
                       ; key scan operation.
```

		Restore	Ports		
0067	0821		movf	PBBuf,w	;get port n
0068	0086		movwf	PORT_B	
0069	0820		movf	PABuf,w	;get port a value
006A	0085		movwf	PORT_A	
006B	1683		bsf	STATUS, RP0	;select page 1
006C	1781		bsf	OptionReg,7	;disable pull ups
006D	0205		clrf	TRISA	;make port a outputs
006E	0206		clrf	TRISB	as well as PORTB
006F	1283		bcf	STATUS, RP0	;page 0
0070			return		1 - 3 -
		;			
		;			
		UpdateD	isplav		
0071	0805	1	movf	PORT_A,w	;present sink value in w
0072			clrf	PORT A	disable all digits sinks
0073			andlw	0x0f	raibable all algleb bimib
	008C		movwf	TempC	;save sink value in tempC
0075			bsf	TempC,4	;preset for lsd sink
0076			rrf	TempC	determine next sink value
	1C03		btfss	STATUS, CARRY	;c=1?
	118C		bcf	TempC,3	;no then reset LSD sink
0079				TempC, 0	;else see if Msd
007A				UpdateMsd	;yes then do Msd
	188C		goto btfsc	TempC,1	;see if 3rdLsd
	2887				;yes then do 3rd Lsd
			goto	Update3rdLsd	-
	190C 2882		btfsc	TempC,2	;see if 2nd Lsd
00/E	2882	TT 3 - 4 - T	goto	Update2ndLsd	;yes then do 2nd 1sd
0055	0011	UpdateL		r 1m'	
007F			movf	LsdTime,w	get Lsd in w
0080			andlw	0x0f	, /
0081	2890		goto	DisplayOut	enable display
		Update2			
0082			call	Chk2LsdZero	;msd = 0 & 2 lsd 0?
0083			btfss		yes then skip
0084			swapf	LsdTime,w	get 2nd Lsd in w
0085			andlw	0x0f	;mask rest
0086	2890		goto	DisplayOut	enable display;
		Update3			
0087	20A9		call	ChkMsdZero	imsd = 0?
0088	1D03		btfss	STATUS, Z	yes then skip
0089			movf	MsdTime,w	get 3rd Lsd in w
A800	390F		andlw	0x0f	;mask low nibble
008B	2890		goto	DisplayOut	enable display;
		UpdateM	isd		
008C	0E10		swapf	MsdTime,w	;get Msd in w
008D	390F		andlw	0x0f	;mask rest
008E	1903		btfsc	STATUS, Z	;msd != 0 then skip
008F	300A		movlw	0x0a	
		Display	out.		
0090	2095		call	LedTable	get digit output;
0091	0086		movwf	PORT_B	drive leds
0092	080C		movf	TempC,w	;get sink value in w
0093	0085		movwf	PORT_A	
0094	0008		return		
		;			
		;			
		LedTabl	.e		
0095	0782		addwf	PCL	;add to PC low
	343F			B'00111111'	;led drive for 0
0097				B'00000110'	;led drive for 1
	345B				;led drive for 2
	344F			B'010011111'	;led drive for 3
009A				B'011001111	;led drive for 4
	346D			B'01100110	;led drive for 5
009B				B'01111101'	;led drive for 6
009C				B'00000111'	;led drive for 7
				B'0011111111	;led drive for 8
009E					
UU9F	3467		retiw	B'01100111'	;led drive for 9

00A0 3400		retlw		B'00000000'	;blank led drive
	;				
	;				
	Chk2Lso	lzero			
00A1 20A9		call		ChkMsdZero	;msd = 0?
00A2 1D03		btfss		STATUS, Z	yes then skip;
00A3 0008		return			;else return
00A4 0E11		swapf		LsdTime,w	get 2nd 1sd
00A5 390F		andlw		0x0f	mask of LSD
00A6 1D03		btfss		STATUS, Z	;0? then skip
00A7 0008		return		DIMIOD, L	/o. chen barp
00A7 0008 00A8 340A		retlw		.10	;else return with 10
00A0 340A	;	TECIM		.10	/eise recurn with 10
	ChkMsd	zero			
00A9 0810	CIMITIO	movf		MsdTime,w	;get Msd in w
00AA 1D03		btfss		STATUS, Z	;= 0? skip
00AB 0008		return		SIRIUS, Z	else return
00AC 340A		retlw		.10	ret with 10
oone sion	;	ICCIW		. 10	/ICC WICH IO
	;				
0006	;		26		
0026		equ			
0027	temp	equ	27		
	<i>i</i> .				
0020		equ			
	L_byte		21		
0022	R0	equ	22		; RAM Assignments
0023		-	23		
0024		equ	24		
	;				
	;				
00AD 1003	B2_BCD	bcf		, 0	; clear the carry bit
00AE 3010		movlw			
00AF 00A6		movwf			
00B0 01A2		clrf	R0		
00B1 01A3		clrf	R1		
00B2 01A4		clrf			
00B3 0DA1	loop16	rlf	L_byte		
00B4 0DA0			H_byte		
00B5 0DA4		rlf	R2		
00B6 0DA3		rlf	R1		
00B7 0DA2		rlf	RO		
	;				
00B8 0BA6		decfsz	count		
00B9 28BB		goto	adjDEC		
00BA 3400		RETLW	0		
	;				
00BB 3024	adiDEC	movlw	R2		
00BC 0084	-	movwf			
00BD 20C5		call	adjBCD		
	;		,		
00BE 3023		movlw	R1		
00BF 0084		movwf			
00C0 20C5			adjBCD		
0000 2003	;	Cull	aajbeb		
00C1 3022	,	movlw	ΩŒ		
00C2 0084		movwf	FSR		
00C2 0004 00C3 20C5		call	adjBCD		
0003 2003	;	Call	aujbcb		
00C4 28B3	,	acto	loop16		
0004 2083		goto	100510		
0005 3003	; adjBCD	mosr1	3		
00C5 3003	au jbCD		3 0 w		
00C6 0700			0 , W		
00C7 00A7		movwf	_		
00C8 19A7		btfsc	temp,3		; test if result > 7
00C9 0080		movwf	0		
00CA 3030		movlw	30		
00CB 0700		addwf	0,W		
00CC 00A7		movwf	temp		

### 3

```
00CD 1BA7 btfsc temp,7 ; test if result > 7
00CE 0080 movwf 0 ; save as MSD
00CF 3400 ;
;
;
end
:
```

#### APPENDIX D

```
MPASM 1.00 Released
                    MPLXAD.ASM 7-15-1994 13:43:14
                                                                   PAGE 1
LOC OBJECT CODE
                   LINE SOURCE TEXT
                   0002 ; This program is to demonstrate how to multiplex four 7 segment LED
                   0003 ; digits and a 4X4 keypad along with 4 \mbox{A/D} inputs using a PIC16C71.
                   0004 ; The four digits will first display the decimal a/d value of ch0.
                   0005 ;When keys from 0 - 3 are hit the corresponding channel's a/d value
                   0006 ;is displayed in decimal.
                   0007 ; The LEDs are updated every 20mS, the keypad is scanned at a rate of 20 mS.
                   0008 ; All 4 channels are scanned at 20mS rate, so each channel gets scanned
                   0009 ; every 80mS. A faster rate of scanning is possible as required by
                   0010 ;the users application.
                   0011 ;The RTCC timer is used in internal interrupt mode to generate the
                   0012 ;5 mS.
                   0013 ;
                   0014 ;
                                                             Stan D'Souza 5/8/93
                   0015 ;
                   0016 ;Corrected error in display routine.
                   0017 ;
                                                             Stan D'Souza 2/27/94
                   0019
                              LIST P=16C71, F=INHX8M
                   0020;
                               include "picreg.equ"
                   0021
                   0083
                   0084
                   0021
                   0022 ;
വവാ
                   0023 TempC
                                       0 \times 0 c
                               equ
                                                      ;temp general purpose regs
000D
                   0024 TempD
                               equ
                                       0x0d
000E
                   0025 TempE
                               equ
                                       0x0e
0020
                   0026 PABuf
                                       0x20
                               equ
                   0027 PBBuf
0021
                               equ
                                       0x21
000F
                   0028 Count
                                       0 \times 0 f
                               equ
                                                     ; count
                   0029 MsdTime equ
                                                      ;most significant Timer
0010
                                       0x10
                   0030 LsdTime equ
0011
                                      0x11
                                                      ;Least significant Timer
                   0031;
0012
                   0032 Flag
                                       0x12
                                                      ;general purpose flag reg
                               eau
                   0033 #define keyhit Flag,0
0001
                                                      ;bit 0 -> key-press on
0002
                   0034 #define DebnceOn Flag,1
                                                      ;bit 1 -> debounce on
0003
                   0035 #define noentry Flag,2
                                                      ;no key entry = 0
                                                      ;bit 3 -> service key
0004
                   0036 #define ServKey Flag,3
                   0037 #define ADOver Flag,4
0005
                                                      ;bit 4 -> a/d conv. over
                   0038;
                   0039 Debnce equ
                                       0x13
                                                      ;debounce counter
                   0040 NewKey equ
0015
                   0041 DisplayCh equ 0x15
                                                      ; channel to be displayed
                   0043 ADTABLE equ
                                                      ;4 locations are reserved here
                   0044
                                                      ;from 0x16 to 0x19
                   0045 ;
002F
                   0046 WBuffer equ
                                       0x2f
                   0047 StatBuffer equ 0x2e
0001
                   0048 OptionReg equ
                   0049 PCL
                               equ
                   0050;
                   0051 ;
                   0052 push
                   0053
                                       WBuffer
                                                      ;save w reg in Buffer
                   0054
                                       WBuffer
                                                      ;swap it
                               swapf
                   0055
                               swapf
                                       STATUS, w
                                                      ;get status
                   0056
                               movwf
                                       StatBuffer
                                                      ;save it
                   0057
                               endm
                   0058;
```

		0050				
		0059		macro	Gt - t D f f	
		0060		swapf	StatBuffer,w	restore status
		0061 0062		movwf	STATUS	; /
				swapf	WBuffer,w	restore W reg
		0063		endm		
		0064 0065		ora	0	
0000	2000	0066		org		takin area interment reater
0000	200D	0067		goto	Start	skip over interrupt vector
		0068		org	4	
				_		o save and restore the w reg,
					reg during a int	
		0070		push	reg during a in	cerrupe.
0004	002E	M		movwf	WBuffer	;save w reg in Buffer
0005		M		swapf	WBuffer	;swap it
0006		М		swapf	STATUS, w	;get status
0007		M		movwf	StatBuffer	save it
0008		0072		call	ServiceInterrupt	
		0073		pop		
0009	0E2E	M		swapf	StatBuffer,w	restore status
000A	0083	M		movwf	STATUS	; /
000B	0E2F	M		swapf	WBuffer,w	restore W reg
000C	0009	0074		retfie		
		0075	;			
		0076	Start			
000D	203B	0077		call	InitPorts	
000E	20EE	0078		call	InitAd	
000F	2045	0079		call	InitTimers	
			loop			
0010		0081		btfsc	ServKey	key service pending
0011		0082		call	ServiceKey	yes then service
0012		0083		btfsc	ADOver	;a/d pending?
0013 0014		0084 0085		call goto	ServiceAD loop	;yes the service a/d
0014	2010	0086		goto	100p	
				Kev. do	es the software s	service for a keyhit. After a key service,
		000,	, 501 1100	arce, ac.		
		0088	;the Ser	vKev fla		
			; the Ser ServiceK			denote a completed operation.
0015	1192		ServiceK			
0015 0016		0089	ServiceK	Cey	ag is reset, to o	denote a completed operation.
0016 0017	0814 3C03	0089 0090	Service	Cey bcf	ag is reset, to o	denote a completed operation.  reset service flag
0016 0017 0018	0814 3C03 1C03	0089 0090 0091	Service	Cey bcf movf	ag is reset, to o ServKey NewKey,w	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip
0016 0017 0018 0019	0814 3C03 1C03 0008	0089 0090 0091 0092 0093 0094	Service	Cey bcf movf sublw btfss return	ag is reset, to o ServKey NewKey,w 3 STATUS,C	denote a completed operation.  reset service flag get key value key > 3?
0016 0017 0018 0019 001A	0814 3C03 1C03 0008 0814	0089 0090 0091 0092 0093 0094 0095	Service	Cey bcf movf sublw btfss return movf	ag is reset, to o ServKey NewKey,w 3 STATUS,C NewKey,w	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key
0016 0017 0018 0019	0814 3C03 1C03 0008 0814	0089 0090 0091 0092 0093 0094 0095 0096	Service	Cey bcf movf sublw btfss return	ag is reset, to o ServKey NewKey,w 3 STATUS,C	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip
0016 0017 0018 0019 001A	0814 3C03 1C03 0008 0814	0089 0090 0091 0092 0093 0094 0095 0096	ServiceK	Cey bcf movf sublw btfss return movf	ag is reset, to o ServKey NewKey,w 3 STATUS,C NewKey,w	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key
0016 0017 0018 0019 001A 001B	0814 3C03 1C03 0008 0814 0095	0089 0090 0091 0092 0093 0094 0095 0096 0097	ServiceK ; ; LoadAD	Key bcf movf sublw btfss return movf movwf	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel
0016 0017 0018 0019 001A 001B	0814 3C03 1C03 0008 0814 0095	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099	ServiceK ; ; LoadAD	Key bcf movf sublw btfss return movf movwf	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel
0016 0017 0018 0019 001A 001B	0814 3C03 1C03 0008 0814 0095	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 0100	ServiceK ; ; LoadAD	Key bcf movf sublw btfss return movf movwf movwd	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh ADTABLE DisplayCh,w	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset
0016 0017 0018 0019 001A 001B	0814 3C03 1C03 0008 0814 0095 3016 0715	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 0100 0101	ServiceK ; ; LoadAD	Key bcf movf sublw btfss return movf movwf  movlw addwf movwf	ag is reset, to or ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh ADTABLE DisplayCh,w FSR	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR
0016 0017 0018 0019 001A 001B 001C 001D 001E 001F	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 0100 0101 0102	ServiceK ; ; LoadAD	Key bcf movf sublw btfss return movf movwf  movlw addwf movwf movr	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset
0016 0017 0018 0019 001A 001B 001C 001D 001E 001F	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 0100 0101 0102 0103	ServiceK ; ; LoadAD	Key bcf movf sublw btfss return movf movwf  movlw addwf movwf movr movyf	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR
0016 0017 0018 0019 001A 001B 001C 001D 001E 001F 0020 0021	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0100 0101 0102 0103 0104	ServiceK ; ; LoadAD	Cey bcf movf sublw btfss return movf movwf movwf movwf movwf movf movf movf for for for for for for for for for fo	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 000A1 01A0 2106	0089 0090 0091 0092 0093 0095 0096 0097 0098 0099 0100 0101 0102 0103 0104 0105	; ; LoadAD	Cey bcf bcf movf sublw btfss return movf movwf movwf movwf clrf call	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key  *load new channel  *get top of table *add offset *init FSR *get a/d value
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1 01A0 2106 0824	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 0100 0101 0102 0103 0104 0105 0106	; ; LoadAD	Cey bcf movf sublw btfss return movf movwf movwf movwf movwf clrf call movf	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR /get a/d value  //get LSd
0016 0017 0018 0019 001A 001B 001C 001D 001E 001F 0020 0021	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1 01A0 2106 0824 0091	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099 0100 0101 0102 0103 0104 0105 0106	; ; LoadAD	Cey bcf movf movf sublw btfss return movf movwf  movlw addwf movwf clrf call movf movwf movwf movwf	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR /get a/d value  /get LSd /save in LSD
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823	0089 0090 0091 0092 0093 0094 0095 0096 0097 0100 0101 0102 0103 0104 0105 0106 0107	;;LoadAD	Cey bcf movf sublw btfss return movf movwf movwf movwf clrf call movvf movwf movf movvf	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR /get a/d value  /get LSd /save in LSD /get Msd
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823 0090	0089 0090 0091 0092 0093 0094 0095 0097 0098 0099 0100 0101 0102 0103 0104 0105 0106 0107	; LoadAD	Cey bcf sublw bcfss return movf movwf	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR /get a/d value  /get LSd /save in LSD
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823	0089 0090 0091 0092 0093 0094 0095 0097 0100 0101 0102 0103 0104 0105 0106 0107 0108 0109 0110	;;LoadAD	Cey bcf movf sublw btfss return movf movwf movwf movwf clrf call movvf movwf movf movvf	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR /get a/d value  /get LSd /save in LSD /get Msd
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823 0090	0089 0090 0091 0092 0093 0094 0095 0096 0097 0100 0101 0102 0103 0104 0105 0106 0107 0108 0109 0110 0111	;;LoadAD	Cey bcf movf movf movf movwf  movwf movwf movwf movwf movwf movf movf movf movf movf movf movf mov	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime	denote a completed operation.  *reset service flag **get key value **key > 3? **no then skip **else ignore key  **load new channel  **get top of table **add offset **init FSR **get a/d value  **get LSd **save in LSD **get Msd **save in Msd
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823 0090	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0100 0101 0102 0103 0104 0105 0106 0107 0108 0109 0111	;;LoadAD ;;This ro	Cey bcf movf sublw btfss return movf movwf movwf movwf movwf movf movwf clrf call movf movwf movf movwf movf movwf return counting c	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime	denote a completed operation.  /reset service flag /get key value /key > 3? /no then skip /else ignore key  /load new channel  /get top of table /add offset /init FSR /get a/d value  /get LSd /save in LSD /get Msd
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823 0090	0089 0090 0091 0092 0093 0094 0095 0096 0097 0100 0101 0102 0103 0104 0105 0106 0107 0108 0109 0110 0111	;;LoadAD ;;This ro;determi	Cey bcf wowf sublw btfss return movf movwf waddwf movwf return buntine ched by the bright by buntine would be be be before the bright mov for the buntine would be be be before the buntine would be be before the buntine would be be be belowed by the buntine would be be be belowed by the buntine would be buntine would be be belowed by the buntine would be buntine woul	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime  essentially loads the channel offse	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key  *load new channel  *get top of table *add offset *init FSR *get a/d value   *get LSd *save in LSD *get Msd *save in Msd  *s the ADRES value in the table location
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 0001 01A0 2106 0824 0091 0823 0090	0089 0090 0091 0092 0093 0094 0095 0097 0100 0101 0102 0103 0104 0105 0106 0107 0108 0109 0110 0111 0112 0113	;;LoadAD ;;This ro;determi	Cey bcf movf sublw btfss return movf movwf movwf movwf movwf movwf movwf movf movwf movf movf movf movf movf movf movf mov	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime  essentially loads the channel offse	denote a completed operation.  ;reset service flag ;get key value ;key > 3? ;no then skip ;else ignore key ;load new channel  ;get top of table ;add offset ;init FSR ;get a/d value  ;get LSd ;save in LSD ;get Msd ;save in Msd  s the ADRES value in the table location et. If channel 0 then ADRES is saved
0016 0017 0018 0019 001A 001B 001C 001D 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1 01A0 2106 0824 0091 0823 0090	0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0100 0101 0102 0103 0104 0107 0108 0109 0110 0111 0112 0113 0114 0115 0116	;; LoadAD  ; This ro; idetermi; in loca; and so ServiceA	Cey bcf wowf sublw btfss return movf movwf movwf movwf movwf movf movwf movf movf movf movf movf movf movf mov	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime  essentially loads the channel offse	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key  *load new channel  *get top of table *add offset *init FSR *get a/d value  *get LSd *save in LSD *get Msd *save in Msd  *sthe ADRES value in the table location et. If channel 0 then ADRES is saved 1 then ADRES is saved at ADTABLE + 1.
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 000A1 01A0 2106 0824 0091 0823 0090 0008	0089 0090 0091 0092 0093 0094 0095 0096 0097 0100 0101 0102 0103 0104 0105 0106 0107 0110 0111 0112 0113 0114 0115 0116 0117	; ; LoadAD  ; ;This ro; ;determ; ;in loca; ;and so ServiceA	Cey bcf bcf movf sublw btfss return movf movwf  movwf movwf clrf call movf movwf movwf movwf return buntine clined by stion AD' on. movf movf movf movf movmf movwf movw	ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime  essentially loads the channel offse TABLE. If channel	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key  *load new channel  *get top of table *add offset *init FSR *get a/d value   *get LSd *save in LSD *get Msd *save in Msd  *sthe ADRES value in the table location et. If channel 0 then ADRES is saved 1 then ADRES is saved at ADTABLE + 1.  *get adcon0
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1 01A0 2106 0824 0091 0823 0090 0008	0089 0090 0091 0092 0093 0094 0095 0097 0100 0101 0102 0103 0104 0105 0106 0107 0110 0111 0112 0113 0114 0115 0116	; ; LoadAD  ; ;This ro; ;determ; ;in loca; ;and so ServiceA	Cey bcf bcf movf sublw btfss return movf movwf  movwf movwf movwf call movf movwf movwf return  cuntine o check by cation AD mov movwf movwf mov	ADCONO,w TempC	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key  *load new channel  *get top of table *add offset *init FSR *get a/d value   *get LSd *save in LSD *get Msd *save in Msd  *s the ADRES value in the table location et. If channel 0 then ADRES is saved 1 then ADRES is saved at ADTABLE + 1.  *get adcon0 *save in temp
0016 0017 0018 0019 001A 001B 001C 001D 0020 0021 0022 0023 0024 0025 0026 0027	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1 01A0 2106 0824 0091 0823 0090 0008	0089 0090 0091 0092 0093 0094 0095 0099 0100 0101 0102 0103 0104 0105 0106 0107 0110 0111 0112 0113 0114 0115 0116 0117	; ; LoadAD  ; ;This rc;determ;in loca;and so ServiceA	Cey bcf movf sublw btfss return movf movwf movwf movwf movwf clrf call movf movwf movwf return cuntine o thed by thion AD' on. AD movwf movwf movwf movwf movwf movwf movwf return movmf movwf	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime  essentially loads the channel offse TABLE. If channel  ADCONO,w TempC B'00001000'	denote a completed operation.  *reset service flag *get key value *key > 3? *no then skip *else ignore key  *load new channel  *get top of table *add offset *init FSR *get a/d value  **get LSd *save in LSD **get Msd **save in Msd  *s the ADRES value in the table location *et. If channel 0 then ADRES is saved *l 1 then ADRES is saved at ADTABLE + 1.  **get adcon0 **save in temp **select next channel
0016 0017 0018 0019 001A 001B 001C 001D 001F 0020 0021 0022 0023 0024 0025 0026	0814 3C03 1C03 0008 0814 0095 3016 0715 0084 0800 00A1 01A0 2106 0824 0091 0823 0090 0008	0089 0090 0091 0092 0093 0094 0095 0097 0100 0101 0102 0103 0104 0105 0106 0107 0110 0111 0112 0113 0114 0115 0116	; ; LoadAD  ; ;This rc;determ;in loca;and so ServiceA	Cey bcf bcf movf sublw btfss return movf movwf  movwf movwf movwf call movf movwf movwf return  cuntine o check by cation AD mov movwf movwf mov	ag is reset, to of ServKey NewKey,w 3 STATUS,C NewKey,w DisplayCh  ADTABLE DisplayCh,w FSR 0,w L_byte H_byte B2_BCD R2,W LsdTime R1,W MsdTime  essentially loads the channel offse TABLE. If channel  ADCONO,w TempC B'00001000'	denote a completed operation.  //reset service flag //get key value //key > 3? //no then skip //else ignore key  //load new channel  //get top of table //add offset //init FSR //get a/d value  //get LSd //save in LSD //get Msd //save in Msd  s the ADRES value in the table location et. If channel 0 then ADRES is saved l 1 then ADRES is saved at ADTABLE + 1.  //get adcon0 //save in temp

```
ADCON0,5
002D 30C1
                     0122
                                   movlw
                                            B'11000001'
                                                            ;select ch0
002E 0088
                     0123
                     0124
                                   ; now load adres in the table
002F 3016
                                   movlw
                                           ADTABLE
0030 0084
                                                            ;load FSR with top
                                   movwf
0031 0C8C
                     0127
                                   rrf
                                            TempC
0032 0C8C
                     0128
                                            TempC
0033 0C0C
                     0129
                                   rrf
                                            TempC,w
                                                            ;get in w reg
0034 3903
                     0130
                                   andlw
                                                            ;mask off all but last 2
0035 0784
                     0131
                                   addwf
                                            FSR
                                                            ;add offset to table
0036 0809
                     0132
                                   movf
                                            ADRES, w
                                                            ;get a/d value
0037 0080
                     0133
                                   movwf
                                           0
                                                            ;load indirectly
0038 1212
                     0134
                                   bcf
                                            ADOver
                                                            ;clear flag
0039 201C
                     0135
                                   call
                                            LoadAD
                                                            ;load a/d value in display reg.
003A 0008
                     0136
                                   return
                     0137
                     0138
                     0139
                      0140 ;
                     0141 InitPorts
003B 1683
                     0142
                                   bsf
                                            STATUS, RPO
                                                            ;select pg 1
003C 3003
                     0143
                                   movlw
                                                            ;make RA0-3 digital I/O
003D 0088
                     0144
                                   movwf
                                            ADCON1
003E 0185
                     0145
                                   clrf
                                            TRISA
                                                            ;make RA0-4 outputs
003F 0186
                     0146
                                   clrf
                                            TRISB
                                                            ;make RB0-7 outputs
0040 1283
                     0147
                                   bcf
                                            STATUS, RPO
                                                            ;select page 0
0041 0185
                     0148
                                   clrf
                                            PORT_A
                                                            ; make all outputs low
0042 0186
                     0149
                                   clrf
                                           PORT B
0043 1585
                     0150
                                   bsf
                                            PORT_A,3
                                                            ;enable MSB digit sink
0044 0008
                     0151
                                   return
                      0152 ;
                     0153 ;
                      0154 ; The clock speed is 4.096 \mathrm{Mhz}. Dividing internal clk. by a 32 prescaler,
                     0155 ;the rtcc will be incremented every 31.25uS. If rtcc is preloaded
                      0156 ;with 96, it will take (256-96)*31.25uS to overflow i.e. 5mS. So the
                     0157 ;end result is that we get a rtcc interrupt every 5mS.
                      0158 InitTimers
0045 0190
                     0159
                                   clrf
                                           MsdTime
                                                            ;clr timers
0046 0191
                     0160
                                            LsdTime
                                   clrf
0047 0195
                                           DisplayCh
                                                            ; show channel 0
                     0161
                                   clrf
0048 0192
                                                            ;clr all flags
                     0162
                                   clrf
                                           Flag
                                            STATUS, RP0
0049 1683
                     0163
                                   bsf
                                                            ;select pg 1
004A 3084
                                            B'10000100'
                     0164
                                   movlw
                                                            ;assign ps to rtcc
004B 0081
                     0165
                                            OptionReg
                                   movwf
                                                            ips = 32
004C 1283
                                            STATUS, RPO
                     0166
                                                            ;select pg 0
                                   bcf
004D 3020
                                            B'00100000'
                                                            ;enable rtcc interrupt
                     0167
                                   movlw
004E 008B
                                            INTCON
                     0168
                                   movwf
004F 3060
                                                            ;preload rtcc
                     0169
                                   movlw
                                            .96
0050 0081
                     0170
                                   movwf
                                           RTCC
                                                            ;start counter
0051 0009
                     0171
                                   retfie
                     0172 ;
                      0173 ServiceInterrupts
0052 190B
                     0174
                                   btfsc
                                           INTCON, RTIF
                                                            ;rtcc interrupt?
0053 2857
                     0175
                                            ServiceRTCC
                                                            ;yes then service
                                   goto
0054 018B
                     0176
                                   clrf
                                            INTCON
                                                            ;else clr all int
                                            INTCON, RTIE
0056 0008
                     0178
                                   return
                      0179 ;
                      0180 ServiceRTCC
0057 3060
                                            .96
                                                            ;initialize rtcc
0058 0081
                     0182
                                   movwf
                                            RTCC
0059 110B
                                            INTCON, RTIF
                                                            ;clr int flag
005A 1805
                      0184
                                   btfsc
                                            PORT_A,0
                                                            ;scan keys every 20 mS
                                           ScanKeys
005B 2060
                     0185
                                   call
                                                            ;when digit 1 is on
                                           PORT_A,3
005C 1985
                     0186
                                   btfsc
                                                            ;scan a/d every 20mS
005D 20F1
                                   call
                                                            ; when digit 4 is on
                                            SampleAd
005E 20BF
                     0188
                                   call
                                            UpdateDisplay
                                                            ;update display
005F 0008
                     0189
                                   return
```

```
0190 ;
                      0191 ;
                      0192 ;ScanKeys, scans the 4X4 keypad matrix and returns a key value in
                      0193 ;NewKey (0 - F) if a key is pressed, if not it clears the keyhit flag. 0194 ;Debounce for a given keyhit is also taken care of.
                      0195 ; The rate of key scan is 20mS with a 4.096Mhz clock.
                      0196 ScanKeys
0060 1C92
                      0197
                                   btfss
                                            DebnceOn
                                                             ;debounce on?
0061 2866
                      0198
                                   goto
                                            Scan1
                                                             ;no then scan keypad
0062 0B93
                      0199
                                   decfsz
                                            Debnce
                                                             ;else dec debounce time
0063 0008
                      0200
                                                             ;not over then return
                                   return
0064 1092
                      0201
                                   bcf
                                            DebnceOn
                                                             ; over, clr debounce flag
0065 0008
                      0202
                                                             ;and return
                                   return
                      0203 Scan1
0066 20A8
                      0204
                                    call
                                            SavePorts
                                                             ;save port values
0067 30EF
                      0205
                                   movlw
                                            B'11101111'
                                                             ;init TempD
0068 008D
                      0206
                                   movwf
                                            TempD
                      0207 ScanNext
0069 0806
                      0208
                                            PORT_B,w
                                                             ;read to init port
006A 100B
                      0209
                                            INTCON, RBIF
                                                             clr flag
                                    bcf
006B 0C8D
                      0210
                                   rrf
                                            TempD
                                                             ;get correct column
006C 1C03
                      0211
                                            STATUS, C
                                                             ;if carry set?
                                    btfss
                                                             ;no then end
006D 2880
                                   goto
                                            NoKey
                                            TempD,w
006E 080D
                      0213
                                                             ;else output
006F 0086
                      0214
                                   movwf
                                            PORT_B
                                                             ;low column scan line
0070 0000
                      0215
                                    nop
0071 1C0B
                      0216
                                   btfss
                                            INTCON, RBIF
                                                             ;flag set?
0072 2869
                      0217
                                            ScanNext
                                                             ;no then next
                                   goto
0073 1812
                      0218
                                   btfsc
                                            keyhit
                                                             ;last key released?
0074 287E
                      0219
                                            SKreturn
                                                             ;no then exit
0075 1412
                      0220
                                   bsf
                                            keyhit
                                                             ;set new key hit
0076 0E06
                      0221
                                    swapf
                                            PORT_B,w
                                                             ;read port
0077 008E
                      0222
                                    movwf
                                            TempE
                                                             ;save in TempE
0078 2082
                      0223
                                    call
                                            GetKeyValue
                                                             ;get key value 0 - F
0079 0094
                      0224
                                    movwf
                                            NewKey
                                                             ; save as New key
007A 1592
                      0225
                                   bsf
                                            ServKey
                                                             ;set service flag
007B 1492
                      0226
                                   bsf
                                            DebnceOn
                                                             ;set flag
007C 3004
                      0227
                                    movlw
007D 0093
                      0228
                                    movwf
                                            Debnce
                                                             ;load debounce time
                      0229 SKreturn
007E 20B5
                      0230
                                    call
                                            RestorePorts
                                                             ;restore ports
007F 0008
                      0231
                                    return
                      0232 ;
                      0233 NoKey
0080 1012
                      0234
                                   bcf
                                            keyhit
                                                             ;clr flag
0081 287E
                      0235
                                   goto
                                            SKreturn
                      0236 ;
                      0237 ;GetKeyValue gets the key as per the following layout
                      0238;
                      0239 ;
                                               Col1
                                                        Co12
                                                                Co13
                                                                         Co13
                      0240 ;
                                               (RB3)
                                                        (RB2)
                                                                (RB1)
                                                                         (RB0)
                      0241 ;
                      0242 ;Row1(RB4)
                                                 0
                                                          1
                                                                  2
                                                                           3
                      0243 ;
                      0244 ;Row2(RB5)
                                                          5
                                                                           7
                                                                  6
                      0245 ;
                      0246 ;Row3(RB6)
                                                 8
                                                          9
                                                                           В
                                                                  Α
                      0247 ;
                      0248 ; Row4 (RB7)
                                                 C
                                                          D
                                                                  E
                      0249 ;
                      0250 GetKeyValue
0082 018C
                      0251
                                   clrf
                                            TempC
0083 1D8D
                      0252
                                   btfss
                                            TempD, 3
                                                             ;first column
0084 288C
                                            RowValEnd
                      0253
                                   goto
0085 0A8C
                      0254
                                            TempC
                                    incf
                                            TempD,2
0086 1D0D
                      0255
                                   btfss
                                                             ;second col.
0087 288C
                                            RowValEnd
                                    goto
0088 0A8C
                      0257
                                   incf
                                            TempC
```

```
0089 1C8D
                      0258
                                   btfss
                                            TempD,1
                                                             ;3rd col.
008A 288C
                      0259
                                   goto
                                            RowValEnd
008B 0A8C
                      0260
                                   incf
                                            TempC
                                                             ;last col.
                      0261 RowValEnd
008C 1COE
                      0262
                                   btfss
                                            TempE,0
                                                             ;top row?
008D 2896
                      0263
                                   goto
                                            GetValCom
                                                             ; yes then get 0,1,2\&3
008E 1C8E
                      0264
                                   btfss
                                            TempE,1
                                                             ;2nd row?
008F 2895
                      0265
                                   goto
                                            Get4567
                                                             ;yes the get 4,5,6&7
0090 1D0E
                      0266
                                   btfss
                                            TempE,2
                                                             ;3rd row?
0091 2893
                      0267
                                   goto
                                            Get89ab
                                                             ;yes then get 8,9,a&b
                      0268 Getcdef
0092 150C
                      0269
                                   bsf
                                            TempC,2
                                                             ;set msb bits
                      0270 Get89ab
0093 158C
                      0271
                                   bsf
                                            TempC, 3
                      0272
                                                             ;do common part
0094 2896
                                   goto
                                            GetValCom
                      0273 Get4567
0095 150C
                                   hsf
                      0274
                                            TempC, 2
                      0275 GetValCom
0096 0800
                      0276
                                   movf
                                            TempC.w
0097 0782
                      0277
                                   addwf
                                            PCL
0098 3400
                      0278
                                   retlw
0099 3401
                      0279
                                   retlw
009A 3402
                      0280
                                   retlw
009B 3403
                      0281
                                   retlw
009C 3404
                      0282
                                   retlw
009D 3405
                      0283
                                   retlw
009E 3406
                      0284
                                            6
                                   retlw
009F 3407
                      0285
                                   ret.lw
00A0 3408
                      0286
                                   retlw
00A1 3409
                      0287
                                   retlw
00A2 340A
                      0288
                                   retlw
                                            0a
00A3 340B
                      0289
                                            0b
                                   retlw
00A4 340C
                      0290
                                   retlw
                                            0 c
00A5 340D
                                   retlw
00A6 340E
                      0292
                                   retlw
00A7 340F
                      0293
                                   retlw
                      0294 ;
                      0295 ;SavePorts, saves the porta and portb condition during a key scan
                      0296 ;operation.
                      0297 SavePorts
00A8 0805
                                            PORT_A,w
                                                             ;Get sink value
00A9 00A0
                      0299
                                   movwf
                                            PABuf
                                                             ;save in buffer
                                            PORT_A
00AA 0185
                      0300
                                                             ;disable all sinks
00AB 0806
                      0301
                                            PORT_B,w
                                   movf
                                                             ;get port b
00AC 00A1
                      0302
                                                             ;save in buffer
                                   movwf
00AD 30FF
                      0303
                                   movlw
                                            0xff
                                                             ;make all high
00AE 0086
                      0304
                                   movwf
                                            PORT_B
                                                             on port b
                                                             ;select page 1
00AF 1683
                      0305
                                   bsf
                                            STATUS, RPO
00B0 1381
                      0306
                                   bcf
                                            OptionReg,7
                                                             ; enable pull ups
00B1 30F0
                      0307
                                   movlw
                                            B'11110000'
                                                             ;port b hi nibble inputs
00B2 0086
                      0308
                                   movwf
                                            TRISB
                                                             ;lo nibble outputs
00B3 1283
                      0309
                                   bcf
                                            STATUS.RP0
                                                             ;page 0
00B4 0008
                      0310
                                   return
                      0311 ;
                      0312 ;RestorePorts, restores the condition of porta and portb after a
                      0313 ; key scan operation.
                      0314 RestorePorts
00B5 0821
                      0315
                                   movf
                                            PBBuf.w
                                                             ;get port b
00B6 0086
                      0316
                                   movwf
                                            PORT_B
00B7 0820
                      0317
                                   movf
                                            PABuf.w
                                                             ;get port a value
00B8 0085
                      0318
                                   movwf
                                            PORT_A
00B9 1683
                      0319
                                   bsf
                                            STATUS, RPO
                                                             ;select page 1
00BA 1781
                      0320
                                   bsf
                                            OptionReg,7
                                                             ;disable pull ups
00BB 0185
                      0321
                                   clrf
                                            TRISA
                                                             ;make port a outputs
00BC 0186
                      0322
                                   clrf
                                            TRISB
                                                             ;as well as PORTB
00BD 1283
                      0323
                                   bcf
                                            STATUS, RPO
                                                             ;page 0
00BE 0008
                      0324
                                   return
                      0325 ;
                      0326;
```

(	0327 UpdateDi	enlav		
	0327 opdaceD1	movf	PORT A,w	;present sink value in w
	0329	clrf	PORT_A	disable all digits sinks
	0330	andlw	0x0f	
	0331	movwf	TempC	;save sink value in tempC
00C3 160C	0332	bsf	TempC,4	;preset for lsd sink
00C4 0C8C	0333	rrf	TempC	determine next sink value
00C5 1C03	0334	btfss	STATUS, CARRY	;c=1?
00C6 118C	0335	bcf	TempC,3	;no then reset LSD sink
00C7 180C	0336	btfsc	TempC,0	;else see if Msd
	0337	goto	UpdateMsd	;yes then do Msd
	0338	btfsc	TempC,1	;see if 3rdLsd
	0339	goto	Update3rdLsd	;yes then do 3rd Lsd
	0340	btfsc	TempC, 2	;see if 2nd Lsd
	0341	goto	Update2ndLsd	;yes then do 2nd 1sd
	0342 UpdateLs		T - 4m2	
	0343 0344	movf	LsdTime,w 0x0f	;get Lsd in w
	0345	andlw goto	DisplayOut	, /
	0345 0346 Update2r	_	Dispiayout	
	0340 opdacezi 0347	swapf	LsdTime,w	;get 2nd Lsd in w
	0348	andlw	0x0f	;mask rest
	0349	goto	DisplayOut	;enable display
	0350 Update31	_		
	0351	movf	MsdTime,w	;get 3rd Lsd in w
00D4 390F (	0352	andlw	0x0f	;mask low nibble
00D5 28D8	0353	goto	DisplayOut	;enable display
(	0354 UpdateMs	sd		
00D6 0E10 (	0355	swapf	MsdTime,w	;get Msd in w
00D7 390F (	0356	andlw	0x0f	;mask rest
	0357 Display			
	0358	call	LedTable	get digit output
	0359	movwf	PORT_B	drive leds
	0360	movf	TempC,w	get sink value in w
	0361	movwf	PORT_A	
	0362 0363 ;	return		
	0364 ;			
	0365 LedTable	4		
	0366	addwf	PCL	;add to PC low
	0367	retlw	B'00111111'	;led drive for 0
	0368	retlw	B'00000110'	;led drive for 1
00E0 345B	0369	retlw	B'01011011'	;led drive for 2
00E1 344F	0370	retlw	B'01001111'	;led drive for 3
00E2 3466	0371	retlw	B'01100110'	;led drive for 4
00E3 346D (	0372	retlw	B'01101101'	;led drive for 5
	0373	retlw	B'01111101'	;led drive for 6
	0374	retlw	B'00000111'	;led drive for 7
	0375	retlw	B'01111111'	;led drive for 8
	0376	retlw	B'01100111'	;led drive for 9
	0377	retlw	B'01110111'	;led drive for A ;led drive for b
	0378 0379	retlw retlw	B'01111100' B'00111001'	;led drive for C
	0379	retlw	B'010111001	;led drive for d
	0381	retlw	B'011111001'	;led drive for E
	0382	retlw	B'01110001'	;led drive for F
	0383			
	0384 ;			
	0385 ;			
(	0386 InitAd			
00EE 30C0	0387	movlw	B'11000000'	<pre>;internal rc for tad ; /</pre>
	0389	;note th	nat adcon1 is set	
		return		
	0391 ;			
	0392 SampleAd			
00F1 20A8 (	0393 0394	call	SavePorts	
	0394 0395 AdDone	call	DOAG	;do a ad conversion
(	0595 AUDONE			

00F3 1908	0396	htfsc	ADCON0,GO	;ad done?
00F4 28F3	0397		AdDone	;no then loop
00F5 1612			ADOver	;set a/d over flag
				_
00F6 20B5			RestorePorts	restore ports
00F7 0008	0400	return		
	0401 ;			
	0402 ;			
	0403 DoAd			
00F8 0186	0404	clrf	PORT_B	turn off leds;
00F9 1683	0405	bsf	STATUS,RP0	;select pg 1
00FA 300F	0406	movlw	0x0f	;make port a hi-Z
00FB 0085	0407	movwf	TRISA	; /
00FC 1283	0408	bcf	STATUS, RPO	;select pg 0
00FD 1408	0409	bsf	ADCON0, ADON	;start a/d
00FE 307D		movlw		
00FF 2102		call		
0100 1508			ADCON0,GO	start conversion
0101 0008	0413	return	TIDCOIVO, GO	/Beare conversion
0101 0000	0414 ;	recurii		
	0415 ;			
0100 0000	0416 Wait	-		
0102 008C		movwf	TempC	store in temp;
	0418 Next			
0103 0B8C		decfsz		
0104 2903		goto		
0105 0008	0421	return		
	0422			
	0423 ;			
	0424 ;			
0026	0425 count	equ	26	
0027	0426 temp	equ	27	
	0427 ;			
0020	0428 H_byte	equ	20	
0001	0429 L_byte		21	
0021	U4Z3 L_Dyte	equ	21	
0021				; RAM Assignments
0022	0430 R0	equ		; RAM Assignments
	0430 R0	equ equ	22	; RAM Assignments
0022 0023	0430 R0 0431 R1 0432 R2	equ	22 23	; RAM Assignments
0022 0023	0430 R0 0431 R1 0432 R2 0433 ;	equ equ	22 23	; RAM Assignments
0022 0023 0024	0430 R0 0431 R1 0432 R2 0433 ; 0434 ;	equ equ equ	22 23 24	
0022 0023 0024 0106 1003	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD	equ equ equ bcf	22 23 24 STATUS,0	; RAM Assignments ; clear the carry bit
0022 0023 0024 0106 1003 0107 3010	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436	equ equ equ bcf movlw	22 23 24 STATUS,0 .16	
0022 0023 0024 0106 1003 0107 3010 0108 00A6	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437	equ equ equ bcf movlw movwf	22 23 24 STATUS,0 .16 count	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437	equ equ bcf movlw movwf clrf	22 23 24 STATUS,0 .16 count R0	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437 0438 0439	equ equ bcf movlw movwf clrf clrf	22 23 24 STATUS,0 .16 count R0 R1	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438	equ equ bcf movlw movwf clrf clrf	22 23 24 STATUS,0 .16 count R0 R1	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438	equ equ bcf movlw movwf clrf clrf	22 23 24 STATUS,0 .16 count R0 R1	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16	equ equ equ bcf movlw movwf clrf clrf clrf rlf	22 23 24 STATUS, 0 .16 count R0 R1 R2 L_byte H_byte	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442	equ equ equ bcf movlw movwf clrf clrf rlf rlf	22 23 24 STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443	equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf	22 23 24 STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444	equ equ equ bcf movlw movwf clrf clrf rlf rlf	22 23 24 STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445	equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf	22 23 24 STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445	equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf decfsz	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446 ; 0447	equ equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf goto decisz goto	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447	equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf decfsz	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449	equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf rlf rlf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447	equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf rlf rlf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC	
0022 0023 0024 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449	equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf rlf rlf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC	equ equ equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rtf rtf rtf rtf rtf rtf rtf rtf rtf movlw	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0	
0022 0023 0024 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0448 0449 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452	equ equ equ equ equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf movlw movwf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR	
0022 0023 0024 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446 ; 0447 0448 0449 0450 ; 0451 adjDEC 0452	equ equ equ equ equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf movlw movwf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR	
0022 0023 0024 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454;	equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf ref ref ref cefsz goto RETLW movlw movwf call	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0  count adjDEC 0  R2 FSR adjBCD	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454; 0455	equ equ equ equ equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf movlw movwf call movlw	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR adjBCD R1	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0448 0449 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454; 0455	equ equ equ equ equ equ equ equ equ bcf movlw movwf clrf clrf clrf rlf rlf rlf rlf rlf rlf rlf movlw movwf call movlw movwf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR adjBCD R1 FSR	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E	0430 R0 0431 R1 0432 R2 0433 ; 0434 ; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446 ; 0447 0448 0449 0450 ; 0451 adjDEC 0452 0453 0454 ; 0456 0457	equ equ equ equ equ equ equ equ equ bcf movlw movwf clrf clrf clrf rlf rlf rlf rlf rlf rlf rlf movlw movwf call movlw movwf	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR adjBCD R1 FSR	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0117 3023 0118 0084 0119 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454; 0455 0456 0457	equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf cecfsz goto RETLW movlw movwf call	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0  count adjDEC 0  R2 FSR adjBCD  R1 FSR adjBCD	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E 0117 3023 0118 0084 0119 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454; 0455 0456 0457 0458; 0459	equ equ equ equ equ equ equ equ equ bcf movlw movwf clrf clrf rlf rlf rlf rlf rlf rlf rlf movlw movwf call movlw movwf call movlw movwf call movlw	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR adjBCD  R1 FSR adjBCD  R0 FSR	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E 0117 3023 0118 0084 0119 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454; 0455 0456 0457 0458; 0459 0460	equ	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR adjBCD  R1 FSR adjBCD R0	
0022 0023 0024 0106 1003 0107 3010 0108 00A6 0109 01A2 010A 01A3 010B 01A4 010C 0DA1 010D 0DA0 010E 0DA4 010F 0DA3 0110 0DA2 0111 0BA6 0112 2914 0113 3400 0114 3024 0115 0084 0116 211E 0117 3023 0118 0084 0119 211E	0430 R0 0431 R1 0432 R2 0433; 0434; 0435 B2_BCD 0436 0437 0438 0439 0440 0441 loop16 0442 0443 0444 0445 0446; 0447 0448 0449 0450; 0451 adjDEC 0452 0453 0454; 0455 0456 0457 0458; 0459 0460	equ	22 23 24  STATUS,0 .16 count R0 R1 R2 L_byte H_byte R2 R1 R0 count adjDEC 0  R2 FSR adjBCD  R1 FSR adjBCD  R0 FSR	

### 3

# Four Channel Digital Voltmeter with Display and Keyboard

```
0464 ;
011E 3003
           0465 adjBCD movlw
                        3
011F 0700
           0466
                   addwf
                        0.W
0120 00A7
           0467
                   movwf
                        temp
0121 19A7
           0468
                                ; test if result > 7
                   btfsc
                       temp,3
0122 0080
           0469
                   movwf
0123 3030
           0470
                   movlw
                        30
0124 0700
           0471
                   addwf
                        0,W
0125 00A7
           0472
                   movwf
                       temp
0126 1BA7
                                ; test if result > 7
           0473
                   btfsc
                       temp,7
0127 0080
           0474
                   movwf
                                 ; save as MSD
0128 3400
           0475
                   RETLW
           0476 ;
           0477 ;
           0478 ;
            0479 ;
           0480
                   end
            0482 ;
            0484
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0140 : -
All other memory blocks unused.
Errors :
```

Warnings :



# **AN591**

# Apple® Desktop Bus (ADBTM)

### Author: Rob McCall - WFT Electronics

### INTRODUCTION

The purpose of this application note is to introduce a PIC16CXX based ADB interface which can be used as a basis for the development of custom ADB devices. This application note describes the hardware involved, a general purpose ADB protocol handler and an example application task. The example software application supports a single key keyboard to the Macintosh® computer (see Figure 1).

### **OVERVIEW**

ADB licensing from Apple Computer.

Described as a peripheral bus used on almost all Macintoshs (except for the Macintosh 128, 512k, and Plus) for keyboards, mice, etc.

Communication between the ADB task and the application task takes place using several flags. The flags indicate whether there is data received that needs to be sent to the Macintosh, or if data from the Macintosh needs to be sent by the application.


# EXPLANATION OF ADB TECHNOLOGY

The ADB is an asynchronous pulse-width communication protocol supporting a limited number of devices. All devices share a single I/O wire in a multi-drop master/slave configuration in which any slave devices may request service. This accomplished through a wired OR negative logic arrangement.

The ADB cable is composed of four wires: +5v, gnd, ADB signal, and power-on (of the Macintosh). The signal wire communicates ADB input and output using an open collector type signal. The number of devices is limited by the addressing scheme and a maximum current draw of 500mA.

Every ADB device has a default address at start-up assigned by Apple. If there are device address conflicts, the protocol supports the reassignment of device addresses at start-up. The software in the PIC16CXX discussed here is designed to easily modify the device address to make the PIC16CXX appear as another ADB device for testing and development.

### FIGURE 1: BLOCK DIAGRAM OF FUNCTIONALITY



### **Apple Desktop Bus**

No device issues commands, except the host. However, devices are permitted to request service during specific time intervals in the signal/Command protocol. A Service Request is referred to as an "Srq" The signal protocol communication is accomplished by pulling the ADB line low for various time intervals.

The host controls the flow of data through issuance of specific signal sequences and by issuing several types of Commands. The basic Command types are Talk, Listen, Flush, or Reserved. Each Command has a component called a "Register" indicator which specifies the storage area affected by the Command type. The Collowing is a summary explanation of the each of the Commands. The complete specifications are available from Apple, as listed in the Resources section.

### PROTOCOL ASSUMPTIONS

The ADB protocol is defined with a number of general assumptions about its use. These assumptions have driven the general philosophy of the communication sequences. It is assumed that the devices on the ADB are used for human input and each are used one at a time, such as a keyboard and a mouse. It is also assumed that the transfer time from one device to another is relatively slow. This does not mean that the protocol is limited to these assumptions but rather that the protocol is optimized towards this type of use. This is made very evident in the host polling logic, where the host continues to poll the last device communicated with until another device issues an Srq. Consequently, if another device issues an Srq, the device being communication with (or the host) may need to retransmit.

#### **ADB Elements:**


The ADB protocol has two components, a signal protocol and a Command/data protocol. These two elements are intertwined. The signal protocol is differentiated in most cases by timing periods during which the ADB signal is low. The Apple ADB specification allows +/- 3% tolerance timing of the signals from the host and +/- 30% by the devices. The signals are:

- Reset: signal low for 3 ms.
- Attention: signal low for 800 μs.
- Sync: signal high for 70 μs.
- Stop-to-Start-Time (Tlt): signal high for 160 to 240 us.
- Service Request (Srq): signal low for 300 μs.


After device initialization, in general all communication through the ADB is accomplished through the following event sequence initiated by the host: Attention Signal, Sync Signal, Command Packet, TIt signal, and Data Packet transfer. Depending upon the Command, the device may or may not respond with a data packet. Service Requests are issued by the devices during a very specific time at the end the reception of the Command packet.

The Command packets and the Data packets are the constructs used to communicate the digital information. The method of representing data bits is accomplished in a signal timing construct called a **bit cell**. Each **bit cell** is a 100  $\mu$ s period. Data 1's and 0's are defined by the proportions of the bit cell time period when the line is low and then high. A "1" bit is represented by the line low for 35  $\mu$ s, and high for 65  $\mu$ s. Conversely, A "0" bit is represented by the line low for 35  $\mu$ s, and high for 65  $\mu$ s (see Figure 3).

FIGURE 2: TYPICAL TRANSACTION WITH COMMAND AND DATA



#### FIGURE 3: BIT CELLS



The Command Packet, received from the host, follows an Attention signal and a Sync signal. It consists of an 8 bit Command Byte and a "0" Command Stop Bit. The Command Byte may be broken down into two nibbles. The upper nibble is a four bit unique Device Address. The lower nibble is defined as a Global or Reserved Command for all devices, or a Talk, Listen, or Flush Command for a specific device. Also contained in the lower nibble is a "Register" designator which further details the Command. The importance of the Command Stop bit cell is that Srq's can only be issued by a device to the host during the Command Stop Bit cell low time if the device address is not for the device wishing service, The Host controls when Srg's are allowed through the Command protocol. The Tlt signal and Data Packet transfer, which are part of every Command packet signal sequence, are overridden if an Srg is issued by any device.

A Data Packet is the data sent to, or received from, the host. Its length is variable from 2 to 8 bytes. The structure is a "1" Start Bit, followed by 2 to 8 bytes, ending with a "0" Stop Bit. The Apple ADB documentation refers to the data packet sent or requested as Device Data "Registers". This does not necessarily indicate a specific place in memory. In this PIC16CXX implementation, each Data Register has been limited to two PIC16CXX register bytes. The ADB specification allows each Data Register to hold between two and eight bytes. They are referenced in the Command byte as "register" as 0, 1, 2, or 3. Data Register 3 has special significance. It holds the special status information bits (such as whether Srq's are allowed), the Device Address, and the Device Handler ID. Commands are further defined by the "register id" sent in the Command data packet.

For example, if the Host issues the Command in binary of 0010 1100, it would be interpreted as "Device 2, Talk Register 0". The complete definition of the Commands and data registers are described in detail in the ADB specifications supplied by Apple.

# PIC16CXX ADB PROTOCOL PROGRAM EVENT SEQUENCE:

#### Overview

At power-on the host will generate a Reset signal. The purpose of Reset is to initialize the devices on the ADB line. This includes determining the addresses of each device, and resolving device address conflicts if there are any. Once the device addresses are determined, each device waits to be Commanded or issues an Srq if it requires service from the host and is not being addressed by the host. After Reset processing the ADB Protocol Task monitors the ADB line for the Attention/ Sync/Command signal sequence. The PIC16CXX program differentiates the signal timing.

Note: The signal detection routines check to see if the Application Task needs service after each event and after the falling edge of the Attention signal is detected.

Command interpretation is accomplished during the low signal time of the Stop Bit cell of the Command packet. Response to the Command must occur after the minimum time of the Stop to Start time period (Tit), which is 160 usec. but before the max Tit time of 240 usecs. When a device has issued an Srq, it waits to be addressed by the host. If the next Command received is not for the device, it issues the Srq again. The normal response to an Srq will be a Talk Command from the host.

### **Detailed Description**

### START-UP

Upon start-up, the Reset routine is executed, looking for the ADB line to be high. When the line is high, an initialization routine is executed during which registers are cleared or loaded with default values. The only exception is a register for generating a random address used in the address conflict resolution process.

### RESET

During a Reset condition, default values are loaded, such as the Default Device Address and Handler ID (a piece of information used by the host to identify the type of device). More than one device may have the same address. There is a sequence of events to resolve address conflicts described in the Implementation section. The host assigns a unique address to each device. The Reset condition only takes place once, during startup, except under unusual conditions, such as testing this program.

### **Apple Desktop Bus**

### ATTENTION ROUTINE

When the Reset routine is complete, the Attention Signal routine is executed, looking for the line to go low and then high. This low time is monitored to be within range of the Attention Signal Timing. If the timing is below the minimum threshold, the routine aborts to start over again looking for the line to go low as the beginning of the Attention Signal. If the low time is exceeded, the routine aborts to the Reset Signal routine.

#### SYNC SIGNAL ROUTINE

When the line transitions to high, the Sync Signal routine looks for the line to go low as the start of the first bit of the Command Byte. If the Sync high time is exceeded, the routine aborts to the Attention Signal.

#### COMMAND ROUTINE

The Command routine detects and decodes the next 8 bit cells as the Command Byte. The routine must first determine if the device address is for the device. If the routine determines that the device address in the Command matches the stored device address it may do one of two things; issue an Srq to the host by holding the line low, or go on to check if the Command is Global to all devices. If Global, the routine determines the specific Command and executes the routine for that Global Command. After execution of the Command routine it then goes back to look for the Attention Signal.

When a device is addressed, it determines whether the Command is to Talk, Listen, or Flush data, for the specified Data Register number. If the Command is for Data Register 3, there are special considerations, described for this program in the Implementation section below. If the Command is to Flush, the routine clears the data in the specified Register. The ADB specification defines the action of the Flush Command to be device specific. For a Talk Command or Listen Command, the device then waits for the Tlt signal. When the Command is to Talk, the device sends the data bytes from the specified register and a Data Stop Bit after the Tlt minimum time. For a Listen Command, the device receives data for the specified Register.

When the data has been Flushed, Sent, or Received, the program the device then goes to look for the Attention signal again.


Notes: 1. In this PIC16CXX program, the Application Task is serviced before looking for the Attention signal.

 If at any time the line is low or high outside of timing ranges, the program aborts to check if an Attention or Reset signal has been issued by the Host. In the case of sending Data, the program goes first to the Collision routine.

### SENDING DATA TO THE HOST

Data is sent only in response to a Talk Command. For every data bit cell, the line is tested to go high at the proper time. If the line is still low, a collision has occurred. When a collision is detected, a collision flag is set, and the program aborts to look for a Command signal sequence.





### **IMPLEMENTATION**

#### Hardware:

The hardware of this circuit is fairly simple. The circuit is powered via the +5v and Gnd wires of the ADB cable. The ADB I/O wire is connected to port RAO with a pull-up resistor to 5v. The T0CKI pin is tied to Gnd. The Master Clear pin is tied to 5v.

This circuit uses a 4Mhz crystal as a timing reference, but higher values may be substituted. The software is designed to accommodate higher frequencies.

A push-button switch is used as the single key of the "keyboard". One side is connected to port RB1 with a pull-up resistor to 5v, and the other side to Gnd. An LED is used to indicate that the 'key' has been pressed, with the positive side connected to port RB0 and the negative side to Gnd.

### Software:

There are two sections of the program designated as "Application Tasks", setup to switch between a protocol support task for the ADB signal decode and processing, and another task, the Application Task, in this case a single key "keyboard" routine. The ADB protocol task has priority. The first section of the code is the ADB protocol task, the second section is the Application task, "Keyboard". The two tasks communicate through flags which indicate that data needs to be sent, or that data has been received

The Keyboard Task is run at two times; 1) during the Attention Signal, 2) between the end of the Data Stop Bit and the beginning of the Attention Signal. The Keyboard Tasks is given up to 500 usecs during the Attention Signal, and 900 usecs during the time between the end of the Data Stop Bit and the beginning of the Attention Signal. It is important to note here that the other tasks MUST NOT AFFECT TMR0 or the ADB time variable that the Attention Signal is using to keep track of the RTCC.

### Timing:

Timing of is accomplished by first loading a constant into a time variable. This constant represents the maximum limit for the current routine, which may not necessarily be the maximum timing range for the current Signal. The TMR0 value is loaded into the working register, and subtracted from the time variable. The Carry bit of the Status register is tested to see if it is set or cleared. If the bit is clear, the current timing limit has been exceeded. Further action is taken based on this status. It is important that the constant not be allowed very close to 255, or rollover may occur, giving inaccurate results. The prescaler is applied to the TMR0 as necessary.

The following are the timing ranges used by this program for ADB signals:

Reset Greater Than 824 usecs

Attention 776-824 usecs

Sync 72 usecs

Bit Cell Up to 104 usecs
1 Bit low time < 50 usecs

0 Bit low time > 50 < 72 usecs

Stop bit 0 Bit

Stop to Start (Tlt) 140-260 usecs Service Request (Srg) 300 usecs

Note: The range of values given for 0 bit, 1 bit, and Tlt timing are slightly wider than those given in the ADB specification.

### **How Address Conflicts are Resolved:**

During the start-up process the host sends a "Talk Register 3" Command to each device address, and waits for a response. When a device recognizes that the Host issued a "Talk Register 3" Command, it responds by sending a random address. During the transfer of each bit cell of the random address the signal line is monitored for the expected signal level. If the signal is not what is expected there is an address conflict. If the address is sent successfully the host will respond with a Listen Command to that device with a new Device Address for that device to move to. The device then only responds to Commands at the new Address.

If there is a conflict, where two devices have the same default address, and respond at the same time, the device that finds the line low when it expects it to be high, immediately stops transmitting because it has determined that a collision has occurred. The device which detected the collision marks its address as unmovable and therefore ignores the address move Command, a Listen register 3 Command, The device maintains the unmovable address condition until it has executed a successful response to the talk register 3 Command.

The host continues sending a Talk Register 3 Command at the same address until there is a time-out and no device responds. This is how conflicts are resolved when more than one device has the same address; for example, if two keyboards are connected.

# **Apple Desktop Bus**

### **Program Sequence:**

Words in parenthesis accompanying the TITLES are Labels of procedures corresponding in the code.

Start-up / IDLE (Start)

Start by setting the ADB pin on Port A and the Switch Pin on Port B as inputs, and tri-stating the rest of Port A and B as outputs.

INITIALIZE DEFAULT VALUES WHEN THE LINE IS HIGH (Reset)

Look for the line to be high, and when it is, clear or initialize registers to default values.

### LOOK FOR ATTENTION OR RESET (AttnSig)

Look for the line to go low, when it does, clear TMR0 and time how long it is low. An Attention Signal has occurred when the line goes high between 776 and 824 usecs. If the low time is measured less than 776 usecs, another signal has occurred and the program aborts, looking for the Attention Signal again. When the low time is measured greater than 824 usecs, the program interprets this timing as a Reset Signal. The program starts over again, waiting for the line to be high, and when it is, performs a Reset initialization.

**Note:** The keyboard task is performed during the attention signal (Task\_2).

### LOOK FOR SYNC SIGNAL (SyncSig; calls Srq)

The Sync Signal is the high time between the rising edge of the Attention Signal and the falling edge of the first bit of the Command.

### GET THE COMMAND (Command; calls Get\_Bit)

Look for the Command; a combination of eight 0 and 1 bits. The MSB is sent first. This is achieved by calling a the Get\_Bit routine, which checks whether the maximum Bit Cell time is exceeded, if not, it looks for the rising edge at the end of the bit. When the bit is received, it is rotated into a variable, and the end of the bit cell is expected. When the falling edge of the next bit is detected, the routine clears TMR0 and returns to Command, which calls Get\_Bit again until all 8-bits of the Command have been received.

### ISSUE A SERVICE REQUEST IF NECESSARY (Srq)

If data needs to be sent to the Host, a Service Request (Srq) is issued by holding the line low while the Stop Bit is being received, during the Stop-to-Start time (Tlt) between the end of the Command Stop bit and the beginning of the Data Start Bit

#### LOOK FOR STOP BIT (CmdStop)

Look for the Stop Bit (a 0 bit of 65 usecs) that comes after the last Command Byte.

#### INTERPRET THE COMMAND (AddrChk)

After the Command has been received, determine if the Address belongs to this Device. If the Address is not for this Device, determine if the Command is global for all Devices and if so, do that Command. If this is not a Global/Reserved Command, call the Service Request (Srq) routine to see if an Srq should to be issued to the Host, and do so if necessary, then return to get the Attn Signal. If the Address is for this Device determine whether it is a Talk, Listen, or Flush Command, and go to the specified Command routine.

### SENDING DATA (Talk; calls Tlt)

If the Command was interpreted to be a Talk Command addressed to this Device, call the Stop-to-Start Time (TIt) routine. When the TIt routine has completed, determine if this is a Talk Register 3 Command. If so, return a Random Address as part of the two bytes sent to the Host. If this is not a Talk Register 3 Command, determine if Data needs to be sent. If so, send the Data Start Bit (a '1'), two bytes of Data from the indicated register, and a Stop Bit (a '0'). If not, abort to the Attention Signal. If at any time the transmission of Data is interrupted, abort to the Collision routine. Only after a complete transmission should the flags be cleared indicating a successful transmission.

Note: The ADB Specification indicates data may be between two and eight bytes long. The limitations of the PIC16C54/55/56 parts allow only two bytes of data to be sent by this program due to limited register space. If more than two bytes of data must be sent, use the PIC16C57.

### RECEIVING DATA (Listen; calls Tlt)

If the Command was interpreted to be a Listen Command addressed to this Device, call the Stop-to-Start Time (Tit) routine. When the Tit routine has completed, receive the rest of the Data Start Bit, 2 Data Bytes, and Data Stop Bit. When the Data has been received, determine whether this is a Listen Register 3 Command. If this is a Listen Register 3 Command, interpret what the Command is. If this is a conditional Address change Command, determine if this Device's Address is moveable at this time. If not, abort to the Attention Signal. If so, change the Device to the new Address and go run the Second Application Task. If this is not a Listen Register 3 Command, move the Data into the specified register and go run the Second Application Task.

### LOOK FOR THE STOP TO START TIME (TIt)

After the Command and Stop Bit, the Talk or Listen routines call the Tlt routine. Tlt looks for the line to go low. If the line went low before the Min. Tlt Time, see if this is a Talk Command. If this is a Talk Command, abort to the Collision routine. If this is a Listen Command, abort to the Attention Signal.


If the Min. TIt time passes and the line is high, see if the Talk routine called the TIt, if so, go wait for until the middle of the TIt, then return to the Talk routine to send the Data Start Bit, Data Bytes, and Stop Bit. If at any time the line goes low during the TIt and the Talk routine called it, abort to the Collision routine.

If the Listen routine called Tlt, look for the line to go low as the beginning of the Data Start Bit. When the line goes low, return for the rest of the Start Bit. If the line doesn't go low before the Max. Tlt time is up, abort to the Attention Signal.


THE KEYBOARD TASK IS PERFORMED BETWEEN THE END OF THE DATA STOP BIT AND THE ATTENTION SIGNAL (Task\_2)

The Keyboard Task checks to see if the key has been pressed. When the key is pressed, flags are set to indicate this and an LED is turned on until the key has been debounced. The flags allow the key to be debounced, Srq(s) to be sent to the Host, and indicate to the Talk routine that Data needs to be sent. Two bytes of data are loaded into Register 0 representing a keydown code and a flag is set indicating to the ADB task that data needs be sent to the host. When the key-down codes have been sent, the key up codes are loaded into Register 0. When the key-up codes have been sent and the key has been debounced, the flags are cleared. The final routine of Task\_2 decides whether to return to the beginning or middle of the Attention Signal.

FIGURE 5: APPLE DESKTOP BUS PIC16CXX FLOWCHART



### FIGURE 5 (CONT.): APPLE DESKTOP BUS PIC16CXX FLOWCHART




# **Apple Desktop Bus**

# SUGGESTIONS ABOUT MODIFYING THE CODE

- If high crystal frequencies are used, a divider equate at the beginning of the timing section of the equates allows an easy adaptation for all established timing definitions.
- 2) The second application task may occur as a communication task with another PIC16CXX chip by using the three other i/o lines on Port A, although code for this has not yet been written to test this. Two of the lines would be used as ready-to-send (one for each PIC16CXX). The third would be used as a data line, using low signals as 0 bits, and high signals as 1 bits. Additionally, all eight lines on Port B may be used as well.

FIGURE 6: SIMPLE SCHEMATIC OF THE TEST BOARD



### 2

### **RESOURCES**

### **Apple Publications and Support Software**

**MacTech Magazine** (formerly MacTutor) is a publication dedicated to supporting the Macintosh. They have had several articles regarding the Apple Desktop Bus. They publish a CD-ROM that contains all of their articles from 1984 to 1992. Also, single disks are available (ask for #42)

MacTech Magazine can be contacted at:

P.O. Box 250055 Los Angeles, CA 90025-9555 310 575-4343 FAX 310 575-0925 Applelink: MACTECHMAG Internet: info@xplain.com

Apple licenses the ADB technology. They can be contacted at:

20525 Mariani Ave. Cupertino, CA 95014 Attn: Software Licensing

- Apple Keyboard, extended, specification drawing #062-0168-A.
- Apple Desktop specification drawing # 062-0267-E.
- Apple Desktop connector, plug, Mini DIN drawing #519-032X-A.
- Engineering Specification, Macintosh transceiver interface, ADB drawing #062-2012-A.
- Apple keyboard, specification drawing #062-0169-A.
- Developer CD series, Tool Chest Edition, August 1993 contains:
  - Folder = Tool Chest: Devices and Hardware: Apple Desktop Bus
  - ADB Analyzer
  - ADB Parser (most complete environment)
  - ADB Lister
  - ADB ReInit
  - ADB Tablet code samples

**WFT Electronics** offers free assistance in procuring necessary ADB info. Contact Gus Calabrese, Rob McCall, Dave Evink at:

4555 E. 16th Ave. Denver, CO 80220

303 321-1119 FAX 303-321-1119 Applelink:

WFT

Internet: Gus\_Calabrese@onenet-bbs.orgA

### **AUTHOR / CREDITS**

Rob McCall developed the majority of the PIC16CXX ADB code. He also wrote most of the application note. Gus Calabrese, Dave Evink, and Curt Apperson supported this effort. Dave works with Gus, Rob, and Curt in developing a variety of embedded processor products.

Contact Gus Calabrese, Rob McCall, Dave Evink, Curt Apperson at:

WFT Electronics 4555 E. 16th Ave. Denver, CO 80220 303 321-1119 FAX 303-321-1119 Applelink:

Internet: Gus\_Calabrese@onenet-bbs.org

# **Apple Desktop Bus**

NOTES: