

1. Make Project (XAdcDrp.xpr)

2. Create Block Design

Make IP for not-Gate --- > GNot_v1_0 (because the reset_in of xadc_wiz_0 is active-high, but FCLK_RESETO_N of ps-7 is active-low.)



Set XADC Wizard (3,0) :




Click Summary, OK

Validate, OK

Generate Block Design


Create HDL Wrapper

Make constraint file





3. Run Synthesis and Setup Debug

open synthesised design











select XadcDrp_i/FCLK_CLK0 , Next



Check if nets for debug hub(dbg_hub) and integrated logic analyzer(ila) are produced.



Check if there is no unassigned nets.




click 4 u_ila_0 (u_ila_0_CV)



click Debug Core Options



check constraint file. click Reload




check if debug port properties are included in the constraint file



4. Generate Bitstream


5. Export to SDK

6. Make an application project (XadcDrp)



7. Run application program

Turn-on and Program (♣) the ZED board



click Program

Connect Terminal


Run program (**○** •)



8. Program Debugging





click Open a new hardware target , Next, Next, Next, Next, Next





click ▶ (trig immediate)







click ∟ª




Sample 1KHz Pulse train



Change capture mode to basic, click ► (run trigger)





click 🔍



- about 940 samples per a cycle --> 961.54 ksps/940 samples = about 1.02 k/s = 1.02 KHz
- pulse amplitude ---> 304/4096*1 V = about 74 mV

See you next Lab5.