



# BitBlaster


**10Bit Processor**

CSC 244 – Digital Logic


Fall 2023, South Dakota State University

**John Akujobi – Amanuel Ayelew - Sukhmanjeetsingh**  
**LNU**



# System Architecture



# Top Level View



# Mnemonic Example



Opcode

00	XX	YY	0010
----	----	----	------

Register Rx

XX	→	01
----	---	----

Register Ry

YY	→	10
----	---	----

Encoded Instruction

00	01	10	0010
----	----	----	------






# Modules

# Input Logic

- Debounces the peek and clock signals
- Adds a tristate buffer to external input
- Receives input from external sources
- Splices data for the peek operation



## INPUTS

- **Peek\_key:** Lets user view the registers
- **50MHZ:** Internal clock of the DE10 Lite
- **RawCLK:** Clock button
- **RawData:** Data from the switches
- **Extrn\_Enable:** Lets data write to bus

## OUTPUTS


- **PEEKb:** Peek signal after debounced
- **CLKb:** Clean clock signal after debounced
- **data2bit:** To select register to peek
- **databus:** Data to be written onto the bus

## COMPONENTS

- **Debouncer:** Cleans noisy signals

# Counter

- Provides Timesteps for Controller
- Synchronous clearing
- Neg-edge triggered counting



## INPUTS

- **CLR:** clear signal to reset counter
- **CLKb:** debounced clock signal


## OUTPUTS

- **CNT:** 2bit counter value of current count  
This is fed into the controller to help it keep track of the timesteps

## COMPONENTS

- **Address Register:** Saves memory address
- **1024x10:** 10 bit Memory array

# Instruction Register : Stores the Instruction during operation Provides the instruction to the controller



## INPUTS

- **D:** Data retrieved from the bus
- **CLKb:** Debounced clock (neg triggered)
- **EN:** Enable signal to allow the register to save inputs

## OUTPUTS

- **Q:** Saved instruction to be sent to the controller


## COMPONENTS

- **Register:** Saves the actual data



# Register File

- Data Storage
- Reading & Writing
- Intermediate Storage



## INPUTS

- **D**: Common 10-bit input data
- **ENW**: Enable writing to registers
- **ENR0**: Enables Q0 output write to bus
- **ENR1**: Enables Q1 output
- **CLKb**: Neg triggered clock for registers
- **WRA**: Selects register to write to
- **RDA0**: Selects register to read from
- **RDA1**: Selects register to peek

## OUTPUTS


- **Q0**: Retrieved data from the register
- **Q1**: Data from the peeked register

## COMPONENTS

- **4 Registers**: Saves 10-bit data

# Output Logic

- Provides a human Interface
- Displays current data on the Bus
- Lets users peek into register



## INPUTS

- **BUS:** Data from the shared bus
- **PEEKb:** Input from user to peek
- **REG:** Data peeked from register
- **TIME:** Current timestep from counter
- **DONE:** Clear signal from controller

## INPUTS


- **LED\_B:** Array of LEDs showing data on bus
- **DHEX#:** 7 segment hex displays \* 3
  - Shows data on bus or register in peek
- **THEX:** 7 seg display showing current timestep
- **LED D:** shows that the operation is done

## COMPONENTS

- **Converter Function:** converts data to hex
- **Mux function:** Converts 4'b time to 7'b display

# Multi-stage ALU

- Executes arithmetic operations
- Stores data temporary in G register



## INPUTS

- **CLKb:** Clock for neg triggered registers
- **Ain:** Enable for the A register
- **OP:** Data from the shared bus
- **FN:** Arithmetic instruction from controller
- **Gin:** Enable write to G register
- **Gout:** Enable read from G register

## OUTPUTS


- **RES:** Calculated result

## COMPONENTS

- **A Register:** Saves memory address
- **ALU:** Performs calculations
- **G Register:** Saves result from ALU

# Controller

- Controls the other modules in the processor.



## INPUTS

- INSTR:** Instruction from instruction register
- T:** Timestep count from counter


## COMPONENTS

- Timestep Functions:** Enables the output of the controller depending on timestep

## OUTPUTS

- Ext:** Enables the external data input in the input logic
- IRin:** Enables the instruction register
- Clr:** Sends a reset signal to the counter, and a done signal to the output logic

# Controller OUTPUTS



## REGISTER FILE

- **IMM:** Immediate value to put into the bus
- **ENW:** To write data to the register file
- **Rin:** Address for register to be written to
- **Rout:** Address for register to be read from
- **ENR:** To read data from the register file

## MULTI-STAGE ALU

- **Ain:** save data to the “A” register
- **Gin:** allow data write to register “G”
- **Gout:** let “G” register write to the bus
- **ALUcont:** selects ALU operation to perform


## SDRAM

- **EN\_write\_to\_RAM:** enable write to ram
- **EN\_read\_from\_RAM:** let ram write to bus
- **EN\_AddressRegRead:** Let address register read



# SDRAM

- Stores data from the registers



## INPUTS

- **address:** Memory address to be used
- **EN\_Address:** Lets Address Register read
- **CLKb:** Negative edge triggered
- **EN\_write:** Allows write to ram
- **data\_in:** Data to be saved into RAM
- **EN\_read:** Allows bus to read from RAM

## OUTPUTS

- **data\_out:** Data from ram to be sent back into the bus

## COMPONENTS

- **Address Register:** Saves memory address
- **1024x10:** 10 bit Memory array

# Shared Bus

## Shared bus

The Bus is a communication pathway that connects the components allowing them to transmit and receive data.

**Reading:** Any component can receive data from the bus at any time.

**Writing:** However, only one component is allowed to write at the same time.

If multiple components try to do so, we will get an error.

The controller works to make sure this doesn't happen using **Tri-state buffers**



## TRI-STATE BUFFER

Exists in High **(1)**, Low **(0)**,  
High impedance **(z)**

**Role:** Allows multiple devices to connect to the bus without interfering with each other's signals.

**Function:** When not in use, a device's bus connection is put into a High Impedance state, effectively disconnecting it from the bus.

The background of the image shows a server rack with numerous vertical server units. The scene is dimly lit with a strong blue color cast, creating a high-tech, digital atmosphere. The word "Controller" is prominently displayed in the center in a large, white, sans-serif font.

# Controller

# Managed Components

## Register File

- Allows data to be written to or read from the register file
- Picks which register to operate

## Multi-stage ALU

- Decides the operation to perform
- Data input into the A and G registers
- Result output from G register

## SDRAM

- Input into the address register
- Input into the RAM
- Output from the RAM to the bus

## Counter

- Resets the counter using the Clr signal

## Output Logic


- Provide the DONE input that shows the end of the operation

## Input Logic

- Controls the extern that allows external data to be written to the bus

## Instruction Register

- Tells it to save the instruction from the bus or not. This happens in the T00 timestep.



## Shared Bus

- Writes the immediate value using IMM into the bus. This happens in the immediate operations

# Controller Implementation

## Default output disable

All outputs are disabled by default at the start of each timestep

- Ensure only the things we want enabled are doing so.

```
// Initialize all outputs to default values
IMM = 10'bzzzzzzzzzz; // Default value for IMM
Rin = 2'b0;           // Default value for Rin
Rout = 2'b0;          // Default value for Rout
ENW = 1'b0;           // Default value for ENW
ENR = 1'b0;           // Default value for ENR
Ain = 1'b0;           // Default value for Ain
Gin = 1'b0;           // Default value for Gin
Gout = 1'b0;          // Default value for Gout
ALUcont = 4'bzzzz;    // Default value for ALUcont
Ext = 1'b0;           // Default value for Ext
IRin = 1'b0;          // Default value for IRin
Clr = 1'b0;           // Default value for Clr
```

## Nested if statements

```
If (T == 01)
    if (INST == 0101)
        #####
    else if (INST == 0110)
        #####
else if (T == 10)
    if (INST == 0101)
        #####
    else if (INST == 0110)
        #####
else if (T == 10)
    if (INST == 0101)
        #####
    else if (INST == 0110)
        #####
```





# Keys & Meanings



Key	Meaning and Details
<b>Function</b>	The name of the operation being carried out
<b>enIR</b>	Enable for the instruction register
<b>en</b>	Ry register Ry = INST [5:4]
<b>ENR</b>	Enables the bus to read from the register Enable for Q0
<b>WNR</b>	Enables the bus to write to the register
<b>IIIII</b>	Values used in immediate operations
<b>UU</b>	Insignificant values, doesn't affect operation and can be anything
<b>enRout</b>	Enable signal for the register file to write to bus
<b>enRin</b>	Enable signal for register file to read from bus


Key	Meaning and Details
<b>INST</b>	10 bit instruction gotten from instruction register
<b>XX</b>	Rx register Rx = INST [7:6] Contains the result at the end of most of the operations
<b>YY</b>	Ry register Ry = INST [5:4]
<b>ENR</b>	Enables the bus to read from the register Enable for Q0
<b>WNR</b>	Enables the bus to write to the register

# Memory Movement

## LOAD, COPY

### T00: 0<sup>th</sup> Timestep

- **Enable Extern:** get the instruction from the switches into the BUS
- **Enable IR:** store instruction in Instruction Register




### T 01: 1<sup>st</sup> Timestep


- **Enable Extern:** writes the data value to the bus
- **Rin = Rx:** Prep the Rx register to read from the bus
- **Enable Rin:** Lets the register file read data from the bus
- **CLR = 1:** End the operation using the clear signal and reset the counter.

### Load

00\_XX\_UU\_0000



# Memory Movement



Function	Mnemonic	Opcode	Details	Procedure	T0=00	T1=01
<b>LOAD</b>	ld Rx	00_XX_UU_0000	Load data into Rx from slide switches	$Rx \leftarrow \text{Data}$	<b>Extrn = 1</b> <b>enIR = 1</b>	enRin = 1 Rin = Rx
<b>COPY</b>	cp Rx, Ry	00_XX_YY_0001	Copy value from Ry to Rx	$Rx \leftarrow [Ry]$		Rout = Ry enRout = 1 Rin = Rx Clr = 1

# Arithmetic – 1 Operand


## INVERT, FLIP

T00: 0<sup>th</sup>

- **Enable enExtern:** get the instruction from the switches into the BUS
- **Enable IR:** store instruction in Instruction Register

T11: 3<sup>rd</sup>

- **Enable Gout:** Let the result in G register be written into the bus
- **Rin = Rx:** Select the Rx register to read from the bus
- **Enable enRin:** Let the register file read from the Bus into Rx
- **Enable Clr:** send the done signal.



T01: 1<sup>st</sup>

- **Rout = Rx:** Select the Rx register to write to bus.
- **Enable enRout:** - Let register file write data from Rx to bus
- **Enable Ain:** Let the A register save the value from the bus

T10: 2<sup>nd</sup>

- **Rout = Ry:** Select Ry to write
- **Enable enRout:** Let the Register file to write from Ry to the Bus
- **ALUcont = INST[3:0]:** Sends the arithmetic operation code to ALU
- **Enable Gin:** Allows G register to store the result

# Arithmetic – 1 Operands

Function	Opcode	Details	Procedure	T0=00	T1=01	T2=10	T3=11
<b>INVERT</b> inv Rx, Ry	00_XX_YY_0100	Twos-complement of Ry to Rx	$Rx \leftarrow -[Ry]$	Extrn = 1  enIR = 1	Rout = Rx  ENR = 1	Rout = Ry  ENR = 1	Gout = 1  Rin = Rx
<b>FLIP</b> flp Rx, Ry	00_XX_YY_0101	Flip bits of Ry and store in Rx	$Rx \leftarrow \sim[Ry]$		ENR = 1  Ain = 1	ALUcont = INST[3:0]  Gin = 1	ENW = 1  Clr = 1



# Arithmetic – 2 Operands

ADD, SUB, XOR, OR, AND, LSL, LSR, ASR

T00: 0<sup>th</sup>

- **Enable enExtern:** get the instruction from the switches into the BUS
- **Enable IR:** store instruction in Instruction Register

T01: 1<sup>st</sup>


- **Rout = Rx:** Select the Rx register to write to bus.
- **Enable enRout:** - Let register file write data from Rx to bus
- **Enable Ain:** Let the A register save the value from the bus

T11: 3<sup>rd</sup>

- **Enable Gout:** Let the result in G register be written into the bus
- **Rin = Rx:** Select the Rx register to read from the bus
- **Enable enRin:** Let the register file read from the Bus into Rx
- **Enable Clr:** send the done signal.

T10: 2<sup>nd</sup>

- **Rout = Ry:** Select Ry to write
- **Enable enRout:** Let the Register file to write from Ry to the Bus
- **ALUcont = INST[3:0]:** Sends the arithmetic operation code to ALU
- **Enable Gin:** Allows G register to store the result



# Arithmetic – 2 Operands

Function	Opcode	Details	Procedure	T0=00	T1=01	T2=10	T3=11
<b>ADD</b> add Rx, Ry	00_XX_YY_0010	Add values in Rx and Ry	$Rx \leftarrow [Rx] + [Ry]$	Extrn = 1 enIR = 1	Rout = Rx ENR = 1 Ain = 1	Rout = Ry ENR = 1 ALUcont = INST[3:0] Gin = 1	Gout = 1 Rin = Rx ENW = 1 Clr = 1
<b>SUB</b> sub Rx, Ry	00_XX_YY_0011	Subtract Ry from Rx	$Rx \leftarrow [Rx] - [Ry]$				
<b>AND</b> and Rx, Ry	00_XX_YY_0110	Bit-wise AND Rx and Ry	$Rx \leftarrow [Rx] \& [Ry]$				
<b>OR</b> or Rx, Ry	00_XX_YY_0111	Bit-wise OR Rx and Ry	$Rx \leftarrow [Rx] \mid [Ry]$				
<b>XOR</b> xor Rx, Ry	00_XX_YY_1000	Bit-wise XOR Rx and Ry	$Rx \leftarrow [Rx] \wedge [Ry]$				
<b>LSL</b> lsl Rx, Ry	00_XX_YY_1001	Logical shift left Rx by Ry	$Rx \leftarrow [Rx] \ll [Ry]$				
<b>LSR</b> lsr Rx, Ry	00_XX_YY_1010	Logical shift right Rx by Ry	$Rx \leftarrow [Rx] \gg [Ry]$				
<b>ASR</b> asr Rx, Ry	00_XX_YY_1011	Arithmetic shift right Rx by Ry	$Rx \leftarrow [Rx] \ggg [Ry]$				

# Immediate Instructions


## ADDI, SUBI

T00: 0<sup>th</sup>

- **Enable Extern:** get the instruction from the switches into the BUS
- **Enable IR:** store the instruction in Instruction Register

T11: 3<sup>rd</sup>

- **Enable Gout:** Let the result in G register be written into the bus
- **Rin = Rx:** Select the Rx register to read from the bus
- **Enable enRin:** Let the register file read from the Bus into Rx
- **Enable Clr:** send the done signal.



T01: 1<sup>st</sup>


- **Rout = Rx:** Select the Rx register to write to bus.
- **Enable enRout:** - Let register file write data from Rx to bus
- **Enable Ain:** Let the A register save the value from the bus

T10: 2<sup>nd</sup>

- **IMM[5:0] = INST[5:0]:** write the immediate value into IMM which is connected to the bus
- **IMM[9:6] = 4'b0000:** Zero out the remaining values of IMM.
- **ALUcont = 4b'0010:** Instruct the ALU to perform addition operation

# Immediate Instructions

Function & Mnemonic	Opcode	Details	Procedure	T0=00	T1=01	T2=10	T3=11
<b>ADDI</b> addi Rx, 6'bIIIIII	10_XX_IIIIII	Add immediate value (IIIIII) to RX	$Rx \leftarrow [[Rx] + 10'b0000IIIIII]$	Extrn = 1 enIR = 1	Rout = Rx ENR = 1 Ain = 1	IMM[5:0] = INST[5:0] IMM[9:6] = 4'b0000 ALUcont = 4b'0010	Gout = 1 Rin = Rx enRin = 1 Clr = 1
<b>SUBI</b> subi Rx, 6'bIIIIII	11_XX_IIIIII	Subtracts immediate value (IIIIII) from RX	$Rx \leftarrow [[Rx] - 10'b0000IIIIII]$			IMM[5:0] = INST[5:0] IMM[9:6] = 4'b0000 ALUcont = 4b'0010	



**Extra Credit**



# RAM Instructions

STR, LDR

T01: 1<sup>st</sup>

- **Rout = Rx:** Select the Rx register to write
- **Enable enRout:** allows register file to write on bus.
- **EN\_Addreg:** Let the address register store this data (address) from the bus




T00: 0<sup>th</sup>


- **Enable Extern:** get instruction from the switches into the BUS
- **Enable IR:** store instruction in Instruction Register

T10: 2<sup>nd</sup>

- **Rout = Ry:** select Ry to write
- **Enable ENR0:** allows register file to write on bus
- **EN\_WriteRAM:** allow data to be written into the RAM
- **Clr = 1:** End the operation by sending a clear signal



# RAM Instructions



Function	Mnemonic	Opcode	Details	Procedure	T0=00	T1=01	T2=10
<b>LDR</b>	ldr Rx, *Ry	00_XX_YY_1100	Load data stored in RAM (at the 10-bit address stored in Ry) to register Rx	$Ram\{Rx\} \leftarrow [Ry]$	Extrn = 1 enLR = 1	Rout = Ry ENR = 1 EN_Addreg = 1	enRAMread = 1 Rin = Rx ENW = 1 Clr = 1
<b>STR</b>	Str *Rx, Ry	00_XX_YY_1101	Store the data from Ry into RAM at the 10-bit address stored in Rx	$Rx \leftarrow Ram\{Ry\}$		Rout = Rx ENR = 1 EN_Addreg = 1	enRAMwrite = 1 Rout = Ry ENR = 1 Clr = 1



# Mapped Inputs and Output

Inputs	Mapped Input
<b>50 MHz</b>	50 MHz clock input for ADC (Bank 3)
<b>Peek_key</b>	KEY1
<b>RawCLK</b>	KEY0
<b>RawData</b>	SWITCH[9:0]
<b>Extern Enable</b>	

Outputs	Mapped Output
<b>DHEX0</b>	HEX0
<b>DHEX1</b>	HE X1
<b>DHEX2</b>	HEX2
<b>THEX</b>	HEX3
<b>LED_D_DONE</b>	HEX3 - Decimal Point



# Instruction Program Table

Function	Opcode	Mnemonic	Instruction
<b>Load</b>	00_XX_UU_0000	ld Rx	$Rx \leftarrow \text{Data}$
<b>Copy</b>	00_XX_YY_0001	cp Rx, Ry	$Rx \leftarrow [Ry]$
<b>Addition</b>	00_XX_YY_0010	add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$
<b>Logical Shift Right</b>	00_XX_YY_1010	lsr Rx, Ry	$Rx \leftarrow [Rx] \gg [Ry]$
<b>Addition</b>	10_XX_IIIIII	addi Rx, 6'bIIIIII	$Rx \leftarrow [Rx] + 10'b0000IIIIII$
<b>Store to RAM</b>	00_XX_YY_1101	str *Rx, Ry	$Rx \leftarrow \text{Ram}\{Ry\}$

# Instruction Program Table

Function	Opcode	Mnemonic	Instruction
<b>Load:</b> 30 to 00	00_00_UU_0000	ld Rx	$Rx \leftarrow 30 \mid Rx = 10$
<b>Copy</b>	00_01_00_0001	cp Rx, Ry	$Rx \leftarrow [Ry=30]$
<b>Addition</b>	00_00_01_0010	add Rx, Ry	$Rx \leftarrow [Rx=30] + [Ry=30]$
<b>Logical Shift Right</b>	00_00_10_1010	lsr Rx, Ry	$Rx \leftarrow [Rx] \gg [Ry]$
<b>Addition</b>	10_11_001011	addi Rx, 001011	$Rx \leftarrow [Rx] + 10'b00000001011$
<b>Store to RAM</b>	00_10_01_1101	str *Rx, Ry	$Rx \leftarrow Ram\{Ry\}$

# Comparison



# Tools used



Git GUI for Desktop



Visual Studio Code IDE

Compiling SV code  
Programming DE10



GitHub Desktop  
GIT GUI



GitHub  
Version control

Notion  
Writing documentation  
& info store



Lucid Chart  
Designing diagrams



GitLens  
Git supercharged

Tracking commits  
and changes



Live Share

Microsoft [microsoft.com](https://microsoft.com) | 14,964,953 installs | ★★★★★ (150) | Free

Real-time collaborative development from the comfort of your favorite tools.

[Install](#) [Trouble installing?](#)

Team  
collaboration




Verilog-HDL/SystemVerilog/Bluespec SystemVerilog

Masahiro Hiramori | 698,464 installs | ★★★★★ (20) | Free


Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

[Install](#) [Trouble installing?](#)

Syntax  
highlighting



GitHub Copilot  
Questions and  
debugging



DONUT 244

De10-lite Oriented Neuron for Understanding  
Technology - Assistant for Digital Logic CSC 244  
at SDSU



A glowing blue microchip is the central focus, resting on a dark blue circuit board. The chip itself is a square with a grid-like pattern and a bright, multi-pointed starburst of light emanating from its center. The circuit board is covered in intricate, glowing blue lines and patterns, creating a sense of depth and technological complexity. The overall color palette is dominated by various shades of blue, from deep navy to bright cyan and white highlights from the light effects.

# Thank You!

**BitBlaster 10bit Processor**

Fall 2023, South Dakota State University

**John Akujobi - Amanuel Ayelew - Sukhmanjeetsingh LNU**