
Roadmap

- Operations on integers
 - Addition and subtraction
 - Multiplication
 - Division
- Floating-point numbers
 - Representation
 - Addition and multiplication

Multiplication


• Start with long-multiplication approach (unsigned)




- Length of product is the sum of operand lengths
 - m bits x n bits = m+n bit product (at most)
- Binary makes it easy:
 - $0 \Rightarrow place 0$ ($0 \times multiplicand$)
 - I => place a copy (I x multiplicand)

Hardware Multiplication


- Basic elements we need
 - Checking whether a digit is 0 or 1
 - Addition
 - We have basic ALU for addition
 - Alignment of results
 - We can shift contents of a register




- · Left shifting multiplicand
- Check multiplier digit one by one
 - $I \rightarrow add$
 - 0 → no add



- · Left shifting multiplicand
- Check multiplier digit one by one
 - $I \rightarrow add$
 - 0 → no add




- · Left shifting multiplicand
- Check multiplier digit one by one
 - I → add
 - 0 → no add




- · Left shifting multiplicand
- Check multiplier digit one by one
 - I → add
 - 0 → no add


Multiplication


Hardware




Flow Chart for Multiply










- Multiplicand initially lower half
- Product initially zero







- Product += Multiplicand
- Shift multiplicand and multiplier







- Product no change
- Shift multiplicand and multiplier





- Product no change
- Shift multiplicand and multiplier





- Product += Multiplicand
- Done after 4 iterations

 1100×0110

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	0011	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	0001	0000 0100	0000 0010
2	1a: $1 \Rightarrow \text{Prod} = \text{Prod} + \text{Mcand}$	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	0000	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	0000	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110

FIGURE 3.6 Multiply example using algorithm in Figure 3.4. The bit examined to determine the next step is circled in color.

Multiplication Optimizations

- Signed multiplication
 - Unsigned multiplication on absolute values, then set the sign
- Optimized multiplier
 - Keep multiplicand fixed and shift product
 - Combine product and multiplier
 - Register space saved
- Parallelize multiple steps
 - Requires more hardware resources
 - Reduced time


MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt
 - Least-significant 32 bits of product —> rd
 - Ignore overflow

Roadmap

- Operations on integers
 - Addition and subtraction
 - Multiplication
 - Division
- Floating-point numbers
 - Representation
 - Addition and multiplication

Division




n-bit operands yield *n*-bit

quotient and remainder

- Check for 0 divisor
- Long division
 - If divisor ≤ dividend bits
 - Set I bit in quotient, subtract
 - Otherwise
 - Put 0 bit in quotient, bring down next dividend bit
- Computer hardware
 - More trials and fails

Division




- Computer "restore division"
 - Always subtract divisor bits from dividend
 - Check subtraction result
 - if remainder goes < 0, add divisor back to restore dividend (set 0 in quotient)
 - Otherwise set I in quotient and move on

remainder

Hardware Division


- Basic elements we need
 - Align divisor with the different dividend bits for subtraction
 - Again, we can shift contents of a register
 - Subtraction / Addition
 - We have basic ALU that can do both
 - Check whether a value is negative or not


Division





- Division of two 4-bit unsigned integers
 - One register for dividend
 - One register for divisor
- 1001/0010


Divide Hardware
















1001 / 0010

- After 4 repetitions, divisor is aligned with dividend
- Need another round of checking



- Set 0 for 1sb of quotient; recover remainder
- Shift divisor right
- Repeat?



Division Example

0111/0010

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	①110 0111
	2b: Rem $< 0 \implies +Div$, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	1111 0111
	2b: Rem $< 0 \implies$ +Div, sII Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	①111 1111
	2b: Rem $< 0 \implies$ +Div, sII Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	@000 0011
	2a: Rem ≥ 0 ⇒ sII Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	0000 0001
	2a: Rem $\geq 0 \Rightarrow$ sII Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001

FIGURE 3.10 Division example using the algorithm in Figure 3.9. The bit examined to determine

Arithemetic the next step is circled in color.

Signed Division


- Simplest approach: remember signs, make nonnegative, and complement quotient and remainder if necessary
 - Satisfy Dividend = Quotient x Divisor + Remainder
 - Note: Dividend and Remainder must have same sign
 - Note: Quotient negated if Divisor sign & Dividend sign disagree
 - E.g., $-7 \div 2 = -3$, remainder = -1
 - Quotient = -4 and remainder = I : incorrect


^{*}This is the common approach implemented by hardware. Each language may have its own definition.

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checking if required
 - Use mfhi, mflo to access result

Multiply/Divide Hardware





Roadmap

- Operations on integers
 - Addition and subtraction
 - Multiplication
 - Division
- Floating-point numbers
 - Representation (check the review material)
 - Addition and multiplication