

RoadMap

- I.Analyze instruction set \Rightarrow datapath requirements $\sqrt{}$
- 2. Select set of datapath components and establish clocking methodology $\sqrt{}$
- 3.Assemble datapath meeting the requirements $\sqrt{}$
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer —
- 5. Assemble the control logic

Review: Datapath w/ Control



Review: Main Control



Design the Main Control Unit

Seven control signals in addition to ALUOp

RegWrite

MemRead

MemWrite

All derived from 6-bit Opcode

RegDst *

ALUSrc*

MemtoReg *

Branch(PCSrc*)

* is to a mux

Control Signals

- 1. RegDst = 0 => Register destination number for the Write register comes from the rt field (bits 20-16)
 - RegDst = I => Register destination number for the Write register comes from the rd field (bits 15-11)
- 2. RegWrite = I => The register on the Write register input is written with the data on the Write data input (at the next clock edge)
- 3. ALUSrc = 0 => The second ALU operand comes from Read data 2

 ALUSrc = 1 => The second ALU operand comes from the signextension unit
- 4. Branch = I => branch instruction; PCSrc = 0 => The PC is replaced with PC+4
 PCSrc = I => The PC is replaced with the branch target address
- MemtoReg = 0 => The value fed to the register write data input comes from the ALU MemtoReg = I => The value fed to the register write data input comes from the data memory
- 6. MemRead = I => Read data memory
- 7. MemWrite = I => Write data memory

Datapath With Control 0 M Add Add ALU Shift **PCSrc** left 2 RegDst Branch MemRead Instruction [31-26] MemtoReg Control ALUOp MemWrite **ALUSrc** RegWrite Instruction [25-21] Read Read register 1 Read address Instruction [20-16] data 1 Read Zero register 2 Instruction ALU ALU AddressRead [31-0]Read Write result data 2 M Instruction register Instruction [15–11] ü memory Write data Registers Data Write Data data memory 32 16 Instruction [15–0] Sign-ALU extend control Instruction [5-0] Single-cycle CPU CS465 George Mason University 56

R-Type Instruction 0 M Add u Add ALU result **PCSrc** RegDst left 2 Branch MemRead Instruction [31–26] MemtoReg ALUOp MemWrite ALUSrc RegWrite Instruction [25-21] Read Read register 1 Read address Instruction [20-16] data 1 Read Zero register 2 Instruction ALU ALU [31–0] Address Read Read result 1 Write data 2 М M Instruction register Instruction [15–11] memory Write data Registers Data memory data Instruction [15-0] 16 Sign-ALU extend control Instruction [5-0] Single-cycle CPU CS465 George Mason University 57

R-format Instructions

ALUOp = 10

MemRead = 0

MemWrite = 0

RegWrite = I


Branch = 0

RegDst = I

ALUSrc = 0

MemtoReg = 0

Load Instruction



Memory Access Instructions

Load word

Store Word?

```
ALUOp = 00
```

MemRead = 1

MemWrite = 0

RegWrite = 1


Branch = 0

RegDst = 0

ALUSrc = 1

MemtoReg = 1

Branch-on-Equal Instruction



Branch on Equal

ALUOp = 01

MemRead = 0

MemWrite = 0

RegWrite = 0

Branch = 1

RegDst = X

ALUSrc = 0

MemtoReg = X

X indicates the signal is not used (don't care)

Step 5: Implementing Control


Truth table based on instruction analysis

ALUOp		Funct field						
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO	Operation
0	0	Х	Х	Х	Х	Х	Х	0010
X	1	Х	Х	Х	Х	Х	Х	0110
1	X	Х	Х	0	0	0	0	0010
1	X	Х	Х	0	0	1	0	0110
1	X	Х	Х	0	1	0	0	0000
1	X	Х	Х	0	1	0	1	0001
1	X	Х	Х	1	0	1	0	0111


Fig 4.13 The truth table for the 4 ALU control bits (called Operation).

Step 5: Implementing Control

Simple combinational logic based on truth tables



ALU Control Unit



Main Control Unit


Implementing Jumps


Jump 2 address 25:0

- Jump uses word address
- Need one more option (more datapath elements) to update PC as concatenation of
 - Top 4 bits of old PC
 - 26-bit jump address
 - 00
- Need an extra control signal decoded from opcode to choose which one to use


Datapath With Jumps Added Instruction [25-0] Jump address [31-0] Shift left 2 28 PC + 4 [31-28] M М Add u X Add ALU **PCSrc** Shift RegDst left 2 Jump Branch MemRead Instruction [31-26] MemtoReg Control ALUOp MemWrite **ALUSrc** RegWrite Instruction [25-21] Read Read register 1 Read address Instruction [20-16] data 1 Read Zero Instruction | register 2 Address Read [31-0] ALU Read Write result data 2 M M u x Instruction register Instruction [15-11] u memory Write data Registers Data Write memory data 16 Instruction [15-0] Sign-ALU extend control Instruction [5-0] Single-cycle CPU CS465 George Mason University 66

Complete Single Cycle Processor







What are the delays for lw, sw, R-Type, beq, j instructions?



What is the delay for an R-Type instruction?



What is the delay for a beq instruction?



What is the delay for a lw instruction?

- Calculate by assuming negligible delays except:
 - memory (2ns), ALU and adders (2ns), register file access (1ns)

	Instruction		ALU	Memory	Register	
class	Fetch	Access		Access	Access	
	(Memory)					
R-Type	X	X	X		X	6
Load	X	X	X	X	X	8
Store	X	X	X	X		7
Branch	X	X	X			5
Jump	X					2

Performance Issues

- Single cycle datapath => CPI=1, Clock Cycle Time => long
- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow (register file)
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Summary

- 5 steps to design a processor
 - I.Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
 - 5. Assemble the control logic
- MIPS makes it easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates