h3

main

Browse files

jalcant4 committed last week

1 parent d10e61e commit 7c32b85

Showing **1 changed file** with **114 additions** and **8 deletions**.

Split Unified

122 hw3/mips1.asm

```
@@ -47,7 +47,9 @@
47  47          .align 2
48  48          LINES:                  .word 0:10 # an array of 10 integers(words), each is initialized to be 0
49  49
50      -       DEST:   .word 99:10
    50  +       DEST:                   .word 99:10
    51  +       DIFF:                   .word 32:10
    52  +
51  53          hex:                    .byte '0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'
52  54
53  55  # Feel free to define more data elements
@@ -150,27 +152,35 @@ main:
150 152         la      $s3, DEST
151 153         addi    $s2, $0, 1              #instruction cycle counter
152 154         addi    $s4, $0, 1              #loop incrementer
    155 +       la      $4, NEWLINE             #print newline
    156 +       jal     print_string
153 157         main_loop:
154 158                 addi    $s6, $0, 0
155     -               la      $4, NEWLINE             #print newline
156     -               jal     print_string
157 159                 la      $4, INSN_HEAD           #print instruction head
158 160                 jal     print_string
159 161                 print_int($s4)                  #print instruction head such that I1, I2, ... IN
160     -               la      $4, SRCREGS
    162 +               la      $4, SRCREGS             # defendence info
161 163                 jal     print_string
162     -
    164 +
163 165                 addi    $t3, $s4, -1            # isn - 1
164 166                 sll     $t3, $t3, 2
165 167                 add     $a0, $s1, $t3           # add the isn to the base address to get a0 = LINES[isn - 1], machine code
166 168                 lw      $a0, 0($a0)             # extracts the machine code from the array
167 169                 jal     get_regs                # gets the source and desination register of the machine code, a0 first src, a1 second src, a2 dest
    170 +
168 171                 addi    $v1, $a1, 0
169 172                 jal     compare                 # compares the source register with the previous desination registers to see if there is a dependency
    173 +
170 174                 addi    $a1, $v1, 0
171 175                 jal     compare2                # compares the second source register with the previous desination registers to see if there is a dependency
172     -               sub     $t8, $t8, $s2
173     -               sub     $t9, $t9, $s2
    176 +
    177 +               sub     $a0, $t8, $0            # a0 = instruction 1
    178 +               sub     $a1, $t9, $0            # a1 = instruction 2
    179 +               jal     get_start_cycle
    180 +
    181 +               add     $a0, $v0, $0            # add the result of start cycle
    182 +               jal     print_cycle
    183 +
174 184                 sw      $a2, 0($s3)             # saves the destination register into the dest array
175 185                 addi    $s3, $s3, 4             # offset of next array item
176 186
@@ -332,6 +342,91 @@ print_cycle:
332 342
333 343 ######## Helper Method Section ######
334 344 #######
    345 + # this method prints the start cycle
    346 + # arg   a0      compare 1 result
    347 + # arg   a1      compare 2 result
    348 + # ret   v0      start cycle
    349 + #######
    350 + .globl get_start_cycle
    351 + get_start_cycle:
    352 +         addi    $sp, $sp, -4            #save argument and $ra
    353 +         sw      $ra, 0($sp)
    354 +
    355 +         addi    $t1, $0, 1              # check if I1
    356 +         bne     $t1, $s4, i2_onward     # start comparing instructions after I1
    357 +
    358 +         la      $t0, DIFF               # difference holds the instruction start cycle of each instruction
    359 +         addi    $t1, $s4, -1
    360 +         add     $t0, $t0, $t1
    361 +         sw      $s2, ($t0)              # store the instruction cycle counter, icc
    362 +         addi    $v0, $s2, 0             # return the icc
```

```
+         j       exit_start_cycle
+
+ i2_onward:
+         beq     $a0, $a1, equal         # if a0 == a1
+         slt     $t0, $a0, $a1           # if a0 < a1, t0 = 1
+         bne     $t0, $0, goto_a1
+
+ goto_a0:
+         la      $t0, DIFF               # DIFF holds the instruction start cycle of each
  instruction
+         addi    $t1, $a0, -1            # get the address of DIFF[i]
+         sll     $t1, $t1, 2
+         add     $t0, $t0, $t1
+         lw      $a0, ($t0)              # t0 = DIFF[i]
+         jal     calc_diff
+         j       exit_start_cycle
+
+ goto_a1:
+         la      $t0, DIFF               # DIFF holds the instruction start cycle of each
  instruction
+         addi    $t1, $a1, -1            # get the address of DIFF[i]
+         sll     $t1, $t1, 2
+         add     $t0, $t0, $t1
+         lw      $a0, ($t0)              # t0 = DIFF[i]
+         jal     calc_diff
+         j       exit_start_cycle
+
+ equal:
+         la      $t0, DIFF               # DIFF holds the instruction start cycle of each
  instruction
+         addi    $t1, $a0, -1            # get the address of DIFF[i]
+         sll     $t1, $t1, 2
+         add     $t0, $t0, $t1
+         lw      $a0, ($t0)              # t0 = DIFF[i]
+         jal     calc_diff
+         j       exit_start_cycle
+
+ exit_start_cycle:
+         addi    $s2, $s2, 1             # increment the icc
+         lw      $ra, 0($sp)
+         addi    $sp, $sp, 4
+         jr      $ra
+
+
+ #######
+ #
+ #######
+ .globl calc_diff
+ calc_diff:
+         addi    $sp, $sp, -4                    #save argument and $ra
+         sw      $ra, 0($sp)
+
+         sub     $t0, $s2, $a0                   # t0 = current start cycle - recent start cycle
+         addi    $t1, $0, 3                      # difference is at least 3 or greater
+         bge     $t0, $t1, exit_diff
+         addi    $t1, $t1, -1                    # difference is 2
+         beq     $t0, $t1, diff_2
+                                                 # differenec is 1
+ diff_1:
+         addi    $s2, $s2, 2
+         j       exit_diff
+ diff_2:
+         addi    $s2, $s2, 1
+         j       exit_diff
+ exit_diff:
+         addi    $v0, $s2, 0
+         lw      $ra, 0($sp)
+         addi    $sp, $sp, 4
+         jr      $ra
+ #######
  # Gets the register associated with the instruction
  #######

@@ -340,6 +435,7 @@ compare:
          addi    $sp, $sp, -4
          sw      $ra, 0($sp)
          addi    $t0, $0, 10                     # i = size(dst) - 1
+         addi    $s7, $0, 0
  compare_loop:                                   #for each element in DST
          la      $t1, DEST
          sll     $t2, $t0, 2
@@ -354,11 +450,12 @@ comp_oper:
          addi    $a1, $t0, 1
          addi    $t8, $t0, 1                     #t8 = instruction number of dependency for first
  source
          jal     print_dependence
+         addi    $s7, $0, 1
  exit_comp_loop:
+         addi    $t8, $t0, 1
          lw      $ra, 0($sp)
          addi    $sp, $sp, 4
          jr      $ra
-
  .globl compare2
  compare2:
          addi    $sp, $sp, -4
@@ -379,7 +476,16 @@ comp_oper2:
          addi    $a1, $t0, 1
          addi    $t9, $t0, 1                     #t9 = instruction number of dependency for second
  source
```

```
381           jal     print_dependence
                                                    479 +         addi    $s7, $0, 1
382     exit_comp_loop2:                            480   exit_comp_loop2:
                                                    481 +         beq     $s7, $0, print_none
                                                    482 +         lw      $ra, 0($sp)
                                                    483 +         addi    $sp, $sp, 4
                                                    484 +         jr      $ra
                                                    485 + print_none:
                                                    486 +         la      $4, MSG_NONE
                                                    487 +         jal     print_string
                                                    488 +         addi    $t9, $t0, 1
383           lw      $ra, 0($sp)                   489           lw      $ra, 0($sp)
384           addi    $sp, $sp, 4                   490           addi    $sp, $sp, 4
385           jr      $ra                           491           jr      $ra
```

0 comments on commit `7c32b85`

Lock conversation

Write Preview

Leave a comment

Attach files by dragging & dropping, selecting or pasting them.

Comment on this commit

Unsubscribe You're receiving notifications because you're watching this repository.