
CS465: Computer Systems Architecture

Lecture 6: Processor I – Single Cycle CPU

*Slides adapted from Computer Organization and Design by Patterson and Henessey

Big Picture: Where are We Now?

• Five classic components of a computer



• Today's topic: design a single cycle processor

How to Design a Processor

- 1. Analyze instruction set \Rightarrow datapath requirements
 - Meaning of each instruction given by register transfers
 - Datapath must include storage element for ISA registers (possibly more)
 - Datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic

MIPS Lite

- Simple subset, shows most aspects
 - Memory reference: 1w, sw
 - Arithmetic/logical: add, sub, and, or
 - Control transfer: beq, j

Step Ia: The MIPS-lite Subset

ADD, SUB, AND, OR

- add rd, rs, rt
- sub rd, rs, rt
- and rd, rs, rt
- or rd, rs, rt

31	26	21	16	5 1	1 6	0
01	p	rs	rt	rd	shamt	funct
61	bits	5 bits	5 bits	5 bits	5 bits	6 bits

LOAD and STORE Word

- lw rt, rs, imm 16
- sw rt, rs, imm 16

31	l 26	5 21	16	5 0
	op	rs	rt	immediate
_	6 bits	5 bits	5 bits	16 bits

- BRANCH:
 - beq rs, rt, imm 16

0		16	21	26	31
	immediate	rt	rs	op	
	16 bits	5 bits	5 bits	6 bits	

Register Transfer Language

- RTL gives the meaning of the instructions
- First step is to fetch/decode instruction from memory

```
op | rs | rt | rd | shamt | funct = MEM[ PC ]
op | rs | rt | Imm16 = MEM[ PC ]
            Register Transfers
inst
            R[rd] \leftarrow R[rs] + R[rt];
ADD
                                                        PC \leftarrow PC + 4
SUB
           R[rd] \leftarrow R[rs] - R[rt];
                                                        PC \leftarrow PC + 4
OR
                                                        PC \leftarrow PC + 4
           R[rd] \leftarrow R[rs] \mid R[rt];
            R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4
LOAD
            MEM[R[rs] + sign_ext(Imm16)] <- R[rt]; PC <- PC + 4
STORE
BEQ
            if (R[rs] == R[rt]) then PC <- PC + 4 + (sign_ext(Imm16) << 2)
```

Step 1b: Requirements of Instr. Set

- PC \rightarrow instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction opcode/funct
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Value comparison / Branch target address
 - Access data memory for load/store
 - PC ← target address or PC + 4

How to Design a Processor

- I. Analyze instruction set \Rightarrow datapath requirements
 - Meaning of each instruction given by register transfers
 - Datapath must include storage element for ISA registers (possibly more)
 - Datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic

Step 2: Components of Datapath

- Combinational elements
 - Operate on data
 - Output is a function of input
- State(sequential) elements
 - Store information


Combinational Elements

AND gate

$$A \longrightarrow Y$$

AdderBasic building blocks

Y = A + B




Multiplexer

$$Y = S ? II : I0$$

$$\begin{array}{c}
I0 \longrightarrow M \\
I1 \longrightarrow X
\end{array}$$


Arithmetic/Logic Unit


•
$$Y = F(A, B)$$



Sequential Elements


- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1






Sequential Elements


- Register with write control
 - Only updates on clock edge when write control input is I
 - Used when stored value is required later






Clocking Methodology


- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period





Storage Element – Register File


- Register file consists of 32 registers:
 - Two 32-bit output buses:
 - busA and busB
 - One 32-bit input bus: busW



- Register is selected by:
 - RA (number) selects the register to put on busA (data)
 - RB (number) selects the register to put on busB (data)
 - RW (number) selects the register to be written via busW (data) when Write Enable is I

Storage Element: Memory

- Memory
 - One input bus: Data In
 - One output bus: Data Out



- Memory word is selected by:
 - Address selects the word to put on Data Out
 - Write Enable = 1: address selects the memory word to be written via the Data In bus
 - Similar idea for Read Enable

Roadmap

- I.Analyze instruction set \Rightarrow datapath requirements $\sqrt{}$
 - MIPS Lite: arithmetic/logical, data moving, branch
- 2. Select set of datapath components and establish clocking methodology $\sqrt{}$
 - Combinational and sequential elements
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic

Building a Datapath

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
 - Fetch instructions
 - Read operands and execute instructions

Register Transfer Language


- RTL gives the meaning of the instructions
- First step is to fetch/decode instruction from memory

op rs rt rd shamt funct = MEM[PC]					
op rs 1	rt Imm16 = MEM[PC]	← Instruction Fetch			
inst	Register Transfers	PC updating			
ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$			
SUB	$R[rd] \leftarrow R[rs] - R[rt];$	PC <- PC + 4			
OR	$R[rd] \leftarrow R[rs] \mid R[rt];$	PC <- PC + 4			
LOAD	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4$				
STORE	MEM[R[rs] + sign_ext(Imm16)] <- R[rt]; PC <- PC + 4				
BEQ	BEQ if $(R[rs] == R[rt])$ then $PC \leftarrow PC + 4 + (sign_ext(Imm16) << 2)$				

3a: Instruction Fetch Unit

- The common RTL operations
 - Fetch the instruction: mem[PC]
 - Update the program counter:
 - Sequential code: PC <- PC + 4
 - Branch and jump: PC <- "something else"
 - We don't know if instruction is a branch/jump or one of the other instructions until we have fetched and interpreted the instruction from memory
 - So all instructions initially increment the PC by 4

Components to Assemble



Datapath for Instruction Fetch

