MCUXSDKIMX8QXRN

MCUXpresso SDK Release Notes for MEK-MIMX8QX

Rev. 0 — 14 July 2020

1 Overview

The MCUXpresso Software Development Kit (SDK) is a collection of software enablement for microcontrollers that includes peripheral drivers, high-level stacks including other middleware packages, multicore support and integrated RTOS support for FreeRTOSTM OS. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help the customers quickly leverage the support of the MCUXpresso SDK.

For more details about MCUXpresso SDK, see the MCUXpresso SDK homepage MCUXpresso-SDK: Software Development Kit.

Contents

1 Overview	1
2 MCUXpresso SDK	1
3 Development tools	1
4 Supported development systems	1
5 Release contents	2
6 MCUXpresso SDK release package	3
7 MISRA compliance	3
8 Known issues	5

2 MCUXpresso SDK

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK, includes support for both LPC and i.MX System-on-Chips (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, and i.MX silicon. The MCUXpresso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

NOTE

In order to maintain compatibility with legacy Freescale code, the filenames and the source code in MCUXpresso SDK containing the legacy Freescale prefix **FSL** has been left as is. The **FSL** prefix has been redefined as the NXP Foundation Software Library. It is suggested to keep the downloaded SDK archive in the root directory of your drive to avoid any unexpected build issues caused by deep path of files.

3 Development tools

The MCUXpresso SDK was compiled and tested with these development tools:

- IAR Embedded Workbench® for Arm® version 8.50.5
- Makefiles support with GCC revision 9-2019-q4-major from Arm Embedded
- System Controller Firmware (SCFW): See the SCU firmware package link provided in the corresponding Linux Release Notes document

4 Supported development systems

This release supports boards and devices listed in Table 1. The boards and devices in bold were tested in this release.



Table 1. Supported MCU devices and development boards

Development boards	MCU devices
MCIMX8QXP-CPU (CPU board), MCIMX8-8X-BB (Baseboard)	Contact Distributor or NXP representative

5 Release contents

Table 2 provides an overview of the MCUXpresso SDK release package contents and locations.

Table 2. Release contents

Deliverable	Location
Boards	<pre><install_dir>/boards</install_dir></pre>
CMSIS Arm Cortex®-M header files, DSP library source	<pre><install_dir>/CMSIS</install_dir></pre>
CMSIS drivers	<pre><install_dir>/devices/<device_name>/cmsis_drivers</device_name></install_dir></pre>
Cortex Microcontroller Software Interface Standard (CMSIS) driver examples	<pre><install_dir>/boards/<board_name>/cmsis_driver_examples</board_name></install_dir></pre>
cpp_template	<pre><install_dir>/middleware/multicore/erpc/erpcgen/src/cpptemplate</install_dir></pre>
Demo applications	<pre><install_dir>/boards/<board_name>/demo_apps</board_name></install_dir></pre>
Documentation	<pre><install_dir>/docs</install_dir></pre>
Driver examples	<pre><install_dir>/boards/<board_name>/driver_examples</board_name></install_dir></pre>
Driver, SoC header files, extension header files and feature header files, utilities	<pre><install_dir>/devices/<device_name></device_name></install_dir></pre>
IwIP Documentation	<pre><install_dir>/docs/lwip</install_dir></pre>
LWIP TCP/IP stack	<pre><install_dir>/middleware/lwip</install_dir></pre>
Middleware	<pre><install_dir>/middleware</install_dir></pre>
mmCAU	<pre><install_dir>/middleware/mmcau</install_dir></pre>
mmCAU examples	<pre><install_dir>/middleware/mmcau_examples</install_dir></pre>
Multicore examples	<pre><install_dir>/boards/<board_name>/multicore_examples</board_name></install_dir></pre>
Multicore stack	<pre><install_dir>/middleware/multicore</install_dir></pre>
Peripheral Drivers	<pre><install_dir>/devices/<device_name>/drivers</device_name></install_dir></pre>
RTOS examples	<pre><install_dir>/boards/<board_name>/rtos_examples</board_name></install_dir></pre>
RTOS Kernel Code	<pre><install_dir>/rtos</install_dir></pre>
SCWI invoke API	<pre><install_dir>/devices/<device_name>/scfw_api</device_name></install_dir></pre>
Tools	<pre><install_dir>/tools</install_dir></pre>
Toolchain supporting fies	<pre><install_dir>/devices/<device_name>/<toolchain></toolchain></device_name></install_dir></pre>
Utilities such as debug console	<pre><install_dir>/devices/<device_name>/utilities</device_name></install_dir></pre>

Supporting Information 2/7

6 MCUXpresso SDK release package

The MCUXpresso SDK release package content is aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, documentation, middleware, and RTOS support.

6.1 Device support

The device folder contains the whole software enablement available for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header files, device register feature header files, CMSIS derived device SVD, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a standard debug console.

The device-specific header files provide a direct access to the microcontroller peripheral registers. The device header file provides an overall SoC memory mapped register definition. The folder also includes the feature header file for each peripheral on the microcontroller.

The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code is a CMSIS compliant startup code that efficiently transfers the code execution to the main() function.

6.1.1 Board support

The boards folder provides the board-specific demo applications, driver examples, RTOS, and middleware examples.

6.1.2 Demo applications and other examples

The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps.

The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

6.2 Middleware

6.2.1 TCP/IP stack

The lwIP TCP/IP stack is pre-integrated with MCUXpresso SDK and runs on top of the MCUXpresso SDK Ethernet driver with Ethernet-capable devices/boards.

6.2.2 RTOS

The MCUXpresso SDK is integrated with FreeRTOS OS.

6.2.3 CMSIS

The MCUXpresso SDK is shipped with the standard CMSIS development pack, including the prebuilt libraries.

7 MISRA compliance

All MCUXpresso SDK drivers and USB stack comply to MISRA 2012 rules with the following exceptions.

Table 3. MISRA exceptions

Exception rules	Description
Directive 4.4	Sections of code should not be commented out.

Table continues on the next page...

Supporting Information 3/7

Table 3. MISRA exceptions (continued)

Directive 4.5	Identifiers in the same name space with overlapping visibility should be typographically unambiguous.
Directive 4.6	Typedef that indicate size and signedness should be used in place of the basic numerical type
Directive 4.8	If a pointer to a structure or union is never dereferenced within a transaction unit then the implementation of the object should hidden.
Directive 4.9	A function should be used in preference to a function like macro where they are interchangeable
Directive 4.10	Precautions shall be taken in order to prevent the contents of a header file being included more than once.
Directive 4.11	The validity of values passed to library functions shall be checked.
Rule 2.3	A project should not contain unused type declarations.
Rule 2.4	A project should not contain unused tag declarations.
Rule 2.5	A project should not contain unused macro declarations.
Rule 2.7	There should be no unused parameters in functions.
Rule 3.1	The character sequences /* and // shall not be used within a comment.
Rule 5.1	External identifiers shall distinct.
Rule 5.3	A identifier declared in an inner scope shall not hide an identifier declared in an outer scope.
Rule 5.7	A tag name shall be a unique identifier.
Rule 5.9	Identifiers that define objects or functions with external linkage shall be unique.
Rule 8.13	A pointer should point to a const-qualified type whenever possible.
Rule 8.3	All declarations of an object or function shall use the same names and type qualifiers.
Rule 8.6	An identifier with external linage shall have exactly one external definition.
Rule 8.7	Octal constants shall not be used.
Rule 8.9	An object should be defined at block scope if its identified only appears in a single function.
Rule 10.1	Operands shall not be of an inappropriate essential type.
Rule 10.3	The value of an expression shall not be assigned to an object with a narrower essential type of a different essential type category.
Rule 10.4	Both operands of an operator in which the usual arithmetic conversions are performed shall have the same essential type category.
Rule 10.5	The value of an expression should not be cast to an inappropriate essential type.
Rule 10.6	The value of a composite expression shall not be assigned to an object with wider essential type
Rule 10.7	If a composite expression is used as one operand of an operator in which the usual arithmetic conversions are performed then the other operand shall not have wider essential type.
Rule 10.8	The value of a composite expression shall not be cast to a different essential type category of a wider essential type.
Rule 11.1	Conversions shall not be performed between a pointer to a function and any other type.

Table continues on the next page...

Table 3. MISRA exceptions (continued)

Rule 11.3	A case shall not be performed between a pointer to object type and a pointer to a different object type.
Rule 11.4	A conversion should not be performed between a pointer to object and an integer type.
Rule 11.5	A conversion should not be performed from pointer to void into pointer to object.
Rule 11.6	A cast shall not be performed between pointer to void and an arithmetic type.
Rule 12.1	The precedence of operators within expressions should be made explicit.
Rule 12.2	The right hand operator of a shift operator shall lie in the range zero to one less than the width in bits of the essential type of the left hand operand.
Rule 13.3	A full expression containing an increment (++) or decrement () operator should have no other potential side effects other than that caused by the increment or decrement operator.
Rule 13.5	The right hand operand of a logical $\&\&$ or $ + $ operator shall not contain persistent side effects.
Rule 14.2	A for loop shall be well formed.
Rule 14.4	The controlling expressions of an statement and the controlling expression of an iteration- statement shall have essentially Boolean type.
Rule 15.5	A function should have a single point of exit at the end.
Rule 16.1	All switch statements shall be well-formed.
Rule 17.1	The feature of <stdarg.h> shall not be used.</stdarg.h>
Rule 18.4	The +, -,+=, and -= operators should not be applied to an expression of pointer type.
Rule 19.2	The union keyword should not be used.
Rule 20.1	#include directives should only be preceded by preprocessor directives or comments.
Rule 20.10	The # and ## preprocessor operators should not be used.
Rule 21.1	#define and #undef shall not be used on a reserved identifier or reserved macro name.

8 Known issues

8.1 Maximum file path length in Windows 7® operating system

The Windows 7 operating system imposes a 260-character maximum length for file paths. When installing the MCUXpresso SDK, place it in a directory close to the root to prevent file paths from exceeding the maximum character length specified by the Windows operating system. The recommended location is the C:\nxp folder.

8.2 Break point cannot work when debugging application located in DDR with System Bus cache enabled

This is debugger's restriction. The DDR is connected to the system bus for Cortex-M4, but the hardware BPT is not available on the system bus, so the software BPT cannot work with cache enabled. Disabling the system bus cache can make the debugger work. To disable the system bus cache, comment out the following lines in the **SystemInit(void)** function located in devices/

<device_name>/system_<device_name>_cm4_<core_index>.c

LMEM->PSCCR |= (LMEM PSCCR ENWRBUF MASK | LMEM PSCCR ENCACHE MASK);

Supporting Information 5/7

8.3 FlexSPI controller not retained during partition reboot

This is a known issue in scfw that the FlexSPI controller will be disabled during partition reboot. The wdog32 demo of flash targets in SDK are impacted. Take care of this issue when partition reboot is part of your system. This issue is a short term issue and will be fixed in the next Linux Release soon. At then, the new Linux Release package with the FlexSPI controller patch will be available.

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/
SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC. MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platformin a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

with their applications and products.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 14 July 2020 Document identifier: MCUXSDKIMX8QXRN

