## Lab 06 - Caches

Deadline: June 8, 2024

### Memory hierarchy

### Very fast


 If we have the right data in the right place

### Very large

- But possibly very slow

### Reasonably cheap

- Lots of the cheap stuff
- A little of the expensive stuff



Disks are big,		Capacity	Latency	Throughput	Cost	
but super slow	Disk	ЗТВ	8 ms	200 MB/s	\$0.07/GB	
but super slow	Flash	256GB	85 μs	500 MB/s	\$1.48/GB	
	DRAM	16GB	65 ns	10,240 MB/s	\$12.50/GB	
SRAM is fast,	SRAM	8MB	13 ns	26,624 MB/s	\$7,200/GB	
but small	SRAM	32kB	1.3 ns	47,104 MB/s		

#### Performance of caches

- Accessing data in DRAM takes 100 cycles
- Accessing data in Cache (SRAM) takes 1 cycle
- 33% of instructions are load/stores

Ignore loading instructions for now.
(We'll add a second cache for this later.)

#### With 1 cycle cache With 100 cycle DRAM 1 add ... 1 add ... 2 add ... 2 add ... 3 sub ... sub ... **4** lw 4 lw 5 add 100 cycles with (wait 99 more just DRAM cycles for DRAM) 1 cycle with a 1 the cache 104 add ...

# **NVIDIA Tegra X1**

### 100% miss rate!

• Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 0000000 <mark>000000</mark>	0x8	0x0	Compulsory Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 0000000 <mark>000000</mark>	0x10	0x0	Compulsory Miss	
c[0]	0×30000	0 <mark>b0011000</mark> 0000000 <mark>000000</mark>	0x18	0x0	Compulsory Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 0000000 <mark>000000</mark>	0x20	0x0	Compulsory Miss	
e[0]	0×50000	0 <mark>b0101000</mark> 0000000 <mark>000000</mark>	0x28	0x0	Compulsory Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 0000000 <mark>001</mark> 000	0x8	0x0	Conflict Miss	b[0-7]
b[1]	0x20008	0b00100000000000001000	0x10	0x0	<b>Conflict Miss</b>	c[0-7]
c[1]	0x30008	0b001100000000000001000	0x18	0×0	Conflict Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0×0	<b>Conflict Miss</b>	e[0-7]
e[1]	0x50008	0b010100000000000001000	0x28	0x0	Conflict Miss	a[0-7]

# **NVIDIA Tegra X1**

### 100% miss rate!

C = ABS

Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

	Address (Hex)	Address in binary	Tag	Index	Hit? Miss?	Replace?
a[0]	0×10000	0 <mark>b0001000</mark> 000000000000000	0x8	0x0	Compulsory Miss	
b[0]	0x20000	0 <mark>b0010000</mark> 0000000 <mark>000000</mark>	0x10	0x0	Compulsory Miss	
c[0]	0x30000	0 <mark>b0011000</mark> 0000000 <mark>000000</mark>	0x18	0x0	Compulsory Miss	
d[0]	0x40000	0 <mark>b0100000</mark> 0000000 <mark>000000</mark>	0x20	0x0	Compulsory Miss	
e[0]	0x50000	0 <mark>b0101000</mark> 0000000 <mark>000000</mark>	0x28	0x0	Compulsory Miss	a[0-7]
a[1]	0x10008	0 <mark>b0001000</mark> 0000000 <mark>001000</mark>	0x8	0x0	Conflict Miss	b[0-7]
b[1]	0x20008	0b001000000000000001000	0x10	0x0	<b>Conflict Miss</b>	c[0-7]
c[1]	0x30008	0b00110000000000001000	0x18	0x0	Conflict Miss	d[0-7]
d[1]	0x40008	0b01000000000000001000	0x20	0x0	Conflict Miss	e[0-7]
e[1]	0x50008	0b01010000000000001000	0x28	0x0	Conflict Miss	a[0-7]

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384], d[16384], e[16384];
/* a = 0x10000, b = 0x20000, c = 0x30000, d = 0x40000, e = 0x50000 */
for(i = 0; i < 512; i++) {
    e[i] = (a[i] * b[i] + c[i])/d[i];
    //load a[i], b[i], c[i], d[i] and then store to e[i]
}</pre>
```

What's the data cache miss rate for this code?

- A. 12.5%
- B. 56.25%
- C. 66.67%
- D. 68.75%
- E. 100%

## What if the code look like this?

- D-L1 Cache configuration of NVIDIA Tegra X1
  - Size 32KB, 4-way set associativity, 64B block, LRU policy, write-allocate, write-back, and assuming 64-bit address.

```
double a[16384], b[16384], c[16384];
/* c = 0x10000, a = 0x20000, b = 0x30000 */
for(i = 0; i < 512; i++)
    e[i] = a[i] * b[i] + c[i]; //load a, b, c and then store to e
for(i = 0; i < 512; i++)
    e[i] /= d[i]; //load e, load d, and then store to e</pre>
```

What's the data cache miss rate for this code?

```
A. ~10%
```


- B. ~20%
- C. ~40%
- D. ~80%
- E. 100%

### Matrix representation in memory

- Vectors are stored in memory in the order as they are.
- 2-d vectors matrices are stored in memory as a vector

If (0,0) is accessed, one cache block is brought into cache

	0,0	0,1	0,2
row,col	1,0	1,1	1,2
	2,0	2,1	2,2



Assume this is the cache line/block

### Matrix representation in memory

So accessing the matrix along the columns will hurt the performance

row,col

0,0	0,1	0,2
1,0	1,1	1,2
2,0	2,1	2,2

