

Create a new ISE project (any name and any working directory) for the Spartan-6 of the LX9 Microboard (device: XC6SLX9, package: CSG324, Speed: -3) in order to create and simulate a VHDL design. Copy into the working directory of the project the two VHDL files pack\_exam.vhd and trigger.vhd. Then, add both source VHDL files to the project.

The pack\_exam.vhd file declares a VHDL package, named PACK\_EXAM, and its package body. This package contains the function F\_NBITS (returns the number of bits required for a number of counts) which is used in trigger.vhd.

The trigger.vhd file declares the entity TRIGGER and its architecture ARCH\_1. This VHDL module contains a synthesizable description of a synchronous circuit which asserts (during a single clock cycle) the output (port o),  $N_{TRIGGER}$  clock cycles ( $T_{CLK}$ ) after the circuit has been triggered,. The circuit is triggered when it detects i='1' in a rising edge of the clock. The  $N_{TRIGGER}$  ( $N_{TRIGGER} \ge 2$ ) is a configurable parameter that is configured through a GENERIC. The input ports clk and rst are the clock and reset signals usually used in any synchronous circuit.



The next Figure shows the behaviour of the circuit when  $N_{TRIGGER}$ =10. The output (o) is depicted with a delta ( $\delta$ ) delay. The circuits asserts, during a single  $T_{CLK}$ , the output (o='1')  $10^{+}T_{CLK}$  later after the circuit was triggered by the input (i).




A testbench (entity TB\_TRIGGER, architecture TEST, at the bottom of the file trigger.vhd) is also provided to perform the functional simulation, as depicted in the previous figure.


The exercise consists on creating a new architecture (named ARCH\_2) which is a modification of the previous one (ARCH\_1). The qualification of the exercise is based on the simplicity of the VHDL description and the efficiency (area and speed) of the implementation for the new architecture.

1-Simulate ARCH\_1 with  $N_{TRIGGER}$ =10 to check the circuit behaves as required. Then, simulate when  $N_{TRIGGER}$  equals a power of 2 (for instance  $N_{TRIGGER}$ =8) and check the circuit does not work as expected. The new architecture ARCH\_2 must behave as expected also for these cases. Report the reason why the ARCH\_1 does not work when  $N_{TRIGGER}$  equals a power of 2, and the modifications done in ARCH\_2 in order to behave as expected in all cases.

2-Modify the testbench in order to simulate ARCH\_1 when it is triggered a second time (or more), before the output is asserted due to the first trigger. The ARCH\_1 asserts the output (o)  $N_{TRIGGER}*T_{CLK}$  after the first trigger. Modify ARCH\_2 to assert the output  $N_{TRIGGER}*T_{CLK}$  after the last trigger, as depicted in the next Figure when  $N_{TRIGGER}=10$ . Report the reason why the ARCH\_1 do not take into account the second trigger, and the modifications done in ARCH\_2 to assert the output  $N_{TRIGGER}*T_{CLK}$  after the last trigger.



3-Modify the testbench in order to simulate ARCH\_2 when it is triggered a second time, but after the output is asserted due to the first trigger. The output port (o) in ARCH\_2 is asserted during a single clock cycle, as depicted in the previous figures. Modify ARCH\_2 in order the output remains asserted after the first trigger but until the next trigger, as showed in the next Figure. Report the modifications done in ARCH\_2.



4-Add top.vhd to the project and complete the architecture for the TOP entity in order to implement an instance of ARCH\_2 for the TRIGGER in the LX9 MicroBoard. Add to the project the lx9\_microboard.ucf UCF file and complete it to use any of the SWITCHES of the FPGA board as the input (i), and any of the LEDs as the output (o).The  $N_{TRIGGER}$  must accomplish  $N_{TRIGGER}^*T_{CLK}=1$  second. Synthetize it and report the number of required IOBs, FFs and LUTs, and justify the results. Also report the top.vhd file and the UCF modifications.

# Solution:

 The error is in the assignation of cnt\_end, since it is never asserted to '1' when N\_TRIGGER=8. This is because the width of cnt is 3-bit, therefore the range of cnt(2:0) is from "000"=0 to "111"=7. The comparator sentence cnt+1="111"+1="000" will never reach 8="1000"

```
cnt end<='1' when cnt+1=N TRIGGER else '0';
```

The easiest solution and more efficient one is the next code. If N\_TRIGGER=8, when the cnt="111", then cnt\_end='1' since N\_TRIGGER-1=7="111"

```
cnt end<='1' when cnt=N TRIGGER-1 else '0';
```

2. In the ARCH\_1, the start signal will not be asserted to '1' if state=TRIGGERED (the circuit is running). Moreover, the counter cnt continues incrementing since the state=TRIGGERED. Therefore, the ARCH\_2 should assert the start signal to '1' always when i='1' (independently from the state), and the counter cnt must be initialized to the number 1 ("00...001") when i='1'. Additionally, stop='0' when i='1' and the counter cnt is in the last count (cnt\_end='1') to re-start the counter from 1 instead from 0

```
start<=i
stop<=(cnt_end and not i) when state=TRIGGERED else '0';
counter: process
begin
   wait until rising_edge(clk);
   if rst='1' or stop='1' then
        cnt<=(others=>'0');
   elsif start='1' then
        cnt<=(0=>'1', others=>'0');
   elsif state=TRIGGERED then
        cnt<=cnt+1;
   end if;
end process;</pre>
3. The third modification:
```

```
reg: process
begin
   wait until rising_edge(clk);
   if rst='1'then
        o<='0';
   else
        if start='1' then o<='0'; end if;
        if stop='1' then o<='1'; end if;
   end if;
end process;</pre>
```

### 4. The top.vhd file:

NET led

```
architecture ARCH of TOP is
constant N TRIGGER: integer:=100e6;
                                      --10ns*100e6=1000e-3(s)=1s
begin
   i0: entity work.TRIGGER(ARCH_2)
        generic map(N_TRIGGER)
        port map(fpga_clk,fpga_rst,switch,led);
end architecture;
The lx9_microboard.ucf file:
NET fpga clk TNM NET = clk net;
TIMESPEC TS_clk_net = PERIOD clk_net 100 MHz;
                                LOC=C10;
NET fpga clk
                                             #100MHz clock input
NET fpga_rst
                                 LOC=V4;
                                             #USER PUSH-BUTTON
                                             #SWITCH-0
NET switch
                                 LOC=B3;
```

Some of thee synthetized results (of the last architecture with all of the previously reported modifications):

LOC=P4;

#LED-0

Slice Logic Utilization:				
Number of Slice Registers:	29	out of	11440	0%
Number of Slice LUTs:	63	out of	5720	1%
Number used as Logic:	63	out of	5720	1%
IO Utilization:				
Number of IOs:	4			
Number of bonded IOBs:	4	out of	200	2%
Specific Feature Utilization:				
Number of BUFG/BUFGCTRLs:	1	out of	16	6%

The number of IOs is 4 since there are three 1-bit inputs (fpga\_clk,fpga\_rst,switch) and one 1-bit output (led)

The number of BUFG is one since it is devoted to drive the internal clock signal (from the fpga\_clk input)

The FFs are due to the rising\_edge(clk) condition in a process. The number of FFs for the 1-bit output o is 1. The number of FFs for the internal signal state is 1 (since T\_STATE has two

possible values, and therefore only one bit is needed to encode the state). The number of FFs for the internal cnt is 27 (N\_BIT=27 since it is the minimum number of bits that accomplishes 2\*\*N\_BIT >= 100e6=N\_TRIGGER). Therefore, the total number of FFs is 1+1+27=29. These conclussions can also be observed during the synthesis

```
Synthesizing Unit <TRIGGER>.

Related source file is "trigger.vhd".

N_TRIGGER = 100000000

Found 1-bit register for signal <state>.

Found 27-bit register for signal <cnt>.

Found 1-bit register for signal <o>.


Found 27-bit adder for signal <cnt[26]_GND_6_o_add_1_OUT> ...
```

Create a new ISE project (any name and any working directory) for the Spartan-6 of the LX9 Microboard (device: XC6SLX9, package: CSG324, Speed: -3) in order to create and simulate a VHDL design. Copy into the working directory of the project the two VHDL files pack\_exam.vhd and rot.vhd. Then, add both source VHDL files to the project.


The pack\_exam.vhd file declares a VHDL package, named PACK\_EXAM, and its package body. This package contains the function F\_ROT\_LEFT (describes the left rotation of a std\_logic\_vector) which is used in rot.vhd.

The rot.vhd file declares the entity ROT\_1 and its architecture ARCH\_1. This VHDL module contains a synthesizable description of a synchronous circuit which implements two states: IDDLE and RUNNING. The input port (i) changes the state from IDDLE to RUNNING, according to:

- Initially, after a reset (rst='1'), the state goes to IDDLE and o="0000". The state remains IDDLE while the i='0'.
- The state changes to RUNNING and the output o="0001" when i='1' at a rising edge of the clock (clk).
- 3. While the state is RUNNING, the output o rotates at each clock cycle (Tclk), following the sequence "0001", "0010", "0100", "1000", independently of the input i
- 4. In the next clock cycle, the state changes to IDDLE and o="0000", as initially.



The next Figure shows the behaviour of the circuit (after reset)



A testbench (entity TB\_ROT, architecture TEST (at the end of the file rot.vhd) is also provided to perform the functional simulation.


The exercise consists on creating a new entity (named ROT\_2) and its architecture (ARCH\_2) which is a modification of the previous ones (ROT\_1 and ARCH\_1). Copy ROT\_1 and ARCH\_1 and change the entity name to ROT\_2 and architecture name to ARCH\_2.

The qualification of the exercise is based on the simplicity of the VHDL description and the efficiency (area and speed) of the implementation for the new architecture.

1-Modify ROT\_2 and ARCH\_2 to parametrize the number of bits ( $N_{\text{BITS}}$ ) of the output using a VHDL generic. For instance, when  $N_{\text{BITS}}$ =10 the behaviour is the same as before but with a larger number of bits at the output:


o="0000000000" in IDDLE state

o="0000000001", "0000000010", ..., "0100000000", "1000000000" in RUNNING state



2-Modify the TB\_ROT to simulate ROT\_1(ARCH\_1) and ROT\_2(ARCH\_2) concurrently. The NBITS parameter should be changed in the TB\_ROT to  $N_{BITS}$ =4 and  $N_{BITS}$ =10 to check the behaviour of ROT\_2(ARCH\_2)

3-Modify the testbench in order to simulate ROT\_1(ARCH\_1) when i='1' during a large number of  $T_{\text{CLK}}$ , to check the output (o) goes from "1000" to "0000", and then to "0001". Modify the ROT\_2(ARCH\_2) in order its output (when  $N_{\text{BITS}}$ =4) changes from "1000" to "0001" directly (the "0000" is avoided when i='1'), as depicted in the next Figure



4-Add the provided top.vhd and lx9\_microboard.ucf files to the project. Complete them in order to implement an instance of ARCH\_2 for the ROT\_2 and attach it to any of the SWITCHES of the FPGA LX9 MicroBoard board as the input (i), and the fourt LEDs of the FPGA board as the output (o). Synthetize it and report the number of required IOBs, FFs and LUTs, and justify the results. Also report the top.vhd file and the UCF modifications.

# Solution:

# Solution:

- 1. For the N<sub>BITS</sub> parameter, see modification 1 at the ROT\_2 and ARCH\_2
- 2. For the simulation of ROT\_2(ARCH\_2) see Modification 2 at TB\_ROT
- 3. For the modification, see Modification 3 Start to End at ARCH 2

```
entity ROT 2 is
        generic
                              ger:=10 ); --any natural number>=1
                                                                            --Modification 1
        port (
                clk: in std_logic;
rst: in std_logic;
                i: in std logic;
                o: out std logic vector(NBITS-1 downto 0) );
                                                                            --Modification 1
end entity;
architecture ARCH 2 of ROT 2 is
signal q: std logic vector(o'range);
type T STATE is (IDLE, RUNNING);
signal state: T STATE;
begin
        p: process
        begin
                wait until rising_edge(clk);
if rst='1' then
                         state<=IDLE;
                         q<=(
                                                                            --Modification 1
                else case state is
                         when IDLE=>
                                 if i='1' then
                                          state<=RUNNING;
                                          q(0)<='1';
                                 end if;
                         when RUNNING=>
                                 q<=F_ROT_LEFT(q);
                                  if q(q'high)='1' then
                                                                            --Modification 1
                                               3-1) or q(
                                  --or q(
                                          state<=IDLE;
                                                                            --Modification 3 Start
                                                   q(0)<='1';
                                           end if;
                                                                            --Modification 3 End
                                  end if;
                end case; end if;
        end process;
      end architecture;
      architecture TEST of TB_ROT is constant T_CLK: time:=10 ns;
                                                                                --Modification 2
      signal clk: std logic:='0';
      signal rst, i: std logic;
      signal o_1: std_logic_vector(3 downto 0);
                                                                                --Modification 2
      begin
              clk<=not clk after T_CLK/2;
rst<='1', '0' after 5*T_CLK;
--i<='0', '1' after 8*T_CLK, '0' after 9*T_CLK;</pre>
                                                                                --Modification 3
              DUT1: entity work.ROT 1(ARCH 1) port map(clk,rst,i,o_1);
                                                                                --Modification 2
      end architecture;
      --synthesis translate on
```

# TOP.vhd file:

```
architecture ARCH of TOP is
begin
        i0: entity work.ROT 2(ARCH 2)
                generic map(led'length)
                                                --or generic map(4)
                port map(fpga_clk,fpga_rst,switch,led);
end architecture;
UCF File:
NET fpga clk TNM NET = clk net;
TIMESPEC TS_clk_net = PERIOD clk_net 100 MHz;
                                                 #100MHz clock input
NET fpga_clk
                                 LOC=C10:
                                                 #USER PUSH-BUTTON
NET fpga_rst
                                 LOC=V4;
                                                 #SWITCH0
NET switch
                                LOC=B3;
NET led<0>
NET led<1>
                                 LOC=P4;
                                                 #LED1
                                 LOC=L6;
                                                  #LED2
NET led<2>
                                 LOC=F5;
                                                  #LED3
NET led<3>
                                 LOC=C2;
                                                 #LED4
   Found 4-bit register for signal <q>.
   Found 1-bit register for signal <state>
    Summary:
        inferred 5 D-type flip-flop(s).
inferred 3 Multiplexer(s).
# Registers
 1-bit register
                                                              : 1
 4-bit register
                                                             : 1
# Multiplexers
                                                             : 3
 1-bit 2-to-1 multiplexer
                                                             : 2
 4-bit 2-to-1 multiplexer
                                                              : 1
IO Utilization:
 Number of IOs:
 Number of bonded IOBs:
                                               7 out of
                                                             200
                                                                      38
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:
                                                              16
                                               1 out of
```


The synthetizer infers 5 FFs. One FF for the state register (a single FF since the state is IDDLE or RUNNING), and a 4-bit register (four FFs) for the q (q=o) (when NBITS=4).

The number of IOB are NBITS+3 = 7 (NBITS due the output:o, 3 due to the inputs: clk, rst and i)

Create a new ISE project (any name and any working directory) for the Spartan-6 of the LX9 Microboard (device: XC6SLX9, package: CSG324, Speed: -3) in order to create and simulate a VHDL design. Copy into the working directory of the project the two VHDL files pack\_exam.vhd and max.vhd. Then, add both source VHDL files to the project.

The pack\_exam.vhd file declares a VHDL package, named PACK\_EXAM, and its package body. This package contains the function F\_BIT\_MAX which is used in max.vhd.


The max.vhd file declares the entity MAX\_8 and its architecture ARCH\_1. This VHDL module contains a synthesizable description of a synchronous circuit, where the clock and reset ports (clk, rst) are the typical ports used in this kind of circuits. From the 8-bit input port (i), the circuit computes the number of bits that are zeros ('0') and ones ('1') at this input, driving the output port (o) to the bit ('0' or '1') with the highest number. The handshake ports (start, o\_valid) are asserted to start the computation and to signal when it is completed, respectively.



For example, when the computation is completed (o\_valid='1'):

- 1. If i="0010\_0101", then o='0' since there are 5 zeros ('0') and 3 ones ('1')
- 2. If i="1101\_1011", then o='1' since there are 2 zeros ('0') and 6 ones ('1')
- If i="1000\_1101", then o='X' (any value) since the number of zeros ('0') and ones ('1') are equal

The next Figure shows, with the  $\delta$  delay, the behaviour of the circuit (after reset) for the first two cases of the previous example:



The process fsm implements a FSM with the state of the circuit, and a counter (idx) which contains the index (from 0 to 7) of the bit at the input to read. The bit of the input (i) at the index

(idx) is assigned to the i\_idx signal. The process cnt computes of the number of bits that are zeros ('0') and ones ('1') from the i\_idx signal, implemented with two counters (cnt\_0 and cnt\_1). Finally, when the computation is completed (8 clock cycles after the starting), the circuit asserts the o\_valid port and drives the o port from the cnt\_0 and cnt\_1 through the function F\_BIT\_MAX.

A testbench (entity TB\_MAX, architecture TEST (at the end of the file max.vhd) is also provided to perform the functional simulation.

The exercise consists on creating a new entity (named MAX\_N) and its architecture (ARCH\_1) which is a modification of the previous ones. Copy MAX\_8 and ARCH\_1 and change the entity name to MAX\_N for the new entity and architecture.

The qualification of the exercise is based on the simplicity of the VHDL description and the efficiency (area and speed) of the implementation for the new architecture.

1-Modify MAX\_N and its ARCH\_1 to parametrize the number of bits (N<sub>BITS</sub>) of the output using a VHDL generic. For instance, when N<sub>BITS</sub>=16 the behaviour is the same as before, but with a larger number of bits at the output:

- 1. If i="1111\_0000\_0010\_0101", then o='0' since there are 9 zeros ('0') and 7 ones ('1')
- 2. If i="1111\_0000\_1101\_1011", then o='1' since there are 6 zeros ('0') and 10 ones ('1')
- If i="1111\_0000\_1000\_1101", then o='X' (any value) since the number of zeros ('0') and ones ('1') are equal
- 2-Modify the TB\_MAX to simulate MAX\_N(ARCH\_1) for all the 2\*\*N<sub>BITS</sub> possible combinations in the input (i). The N<sub>BITS</sub> parameter should be changed (to 4, for instance) in the TB\_MAX to check the behaviour of MAX\_N(ARCH\_1)
- 3-Create a new architecture ARCH\_2 of MAX\_N to remove the cnt\_1 counter, but the behaviour must remain as in the ARHC\_1. Create a new version of the F\_BIT\_MAX which does not use cnt\_1 as input. Modify the TB\_MAX to simulate concurrently both architectures at the same time.
- 4-Add the provided top.vhd and lx9\_microboard.ucf files to the project. Complete them in order to implement an instance of ARCH\_1 for the ROT\_N (parametrized to N<sub>BITS</sub> =4) and attach it to the FPGA LX9 MicroBoard board. The input (i) is attached to the SWITCHES of the FPGA board, and two of the LEDs as the output (o) and output-valid (o\_valid). The start input (start) must be attached to the j4\_pin1 (the pin#1 of the J4 PMOD-connector) input port. Synthetize it and report the main synthesis results and justify them. Also report the top.vhd file and the UCF modifications.

# Solution:

1. For the NBITS parameter, see modification 1 at the MAX\_N and its ARCH\_1

```
entity MAX_N is
       port(
              i: in std_logic_vector(NBITS-1 downto 0);
              o_valid: out std_logic );
end entity;
architecture ARCH_1 of MAX_N is
subtype T CNT is integer range 0 to NBIT
. . .
begin
       fsm: process
       begin
              else case state is
                      when COMPUTING->
                              if idx-T CNT'high then
                                     state<=COMPLETED;
                              else
                                     idx<-idx+1;
                              end if;
              . . .
       end process;
end architecture;
```

2. For the simulation of MAX\_N(ARCH\_1) see modification 2 at TB\_MAX

```
architecture TEST of TB_MAX is
constant NBITS: integer:-4; --It can be changed to any value>-1
                                S-1 downto 0);
signal i: std_logic_vector(NBIT
  DUT1: entity work.MAX_N(ARCH_1) gen-
                                    generic map(NBITS)
port map(clk,rst,start,i,o,o_valid);
  process
       begin
               start<='0';
               rst<='X';
               wait for 5*T_CLK;
               rst<='0';
                       wait for 10*T_CLK;
                       start<='1'; i<=s
                       wait until rising_edge(clk);
                       start<='0';
                       wait until o_valid='1';
   end process;
end architecture;
```

 For the MAX\_N(ARCH\_2) and its simulation, see Modification 3 at the PACK\_EXAM, ARCH\_2 of MAX\_N and TB\_MAX

```
package pack_exam is
  end package;
  package body pack_exam is
                  if num_0>num_bits/
max:='0';
elsif num_bits/2>n
max:='1';
  end function;
end package body;
  architecture ARCH_2 of MAX_N is
                               ITS,cnt_0) when state-COMPLETED else 'X';
          cnt: process
          begin
                          when COMPUTING->
                                  case i_idx is
when '0'=> cnt_0<=cnt_0+1;
                                          when others->
                                  end case;
                          when others->
                                  if start='1' then
                                         cnt_0<-0;
                                  end if;
                  end case;
          end process;
  end architecture;
architecture TEST of TB_MAX_RESULT is
         02,02_valid: std_logic;
begin
    DUT1: entity work.MAX_N(ARCH_1) generic map(NBITS)
                                          port map(clk,rst,start,i,o,o_valid)
     DUT2: entity work.MAX_N(ARCH_2)
                                          generic map(NBITS)
port map(clk,rst,start,i,o2,o2_valid);
end architecture;
```

### Synthesis

### TOP.vhd file:

```
architecture ARCH of TOP RESULT is
     begin
           led<=(1=>o, 2=>o_valid, others=>'0');
      start<=j4_pin1;
      end architecture;
UCF File:
NET j4 pin1 LOC=H12; #attach to the pin#1 of the j4 pmod-connector
Synthesis report:
Synthesizing Unit <MAX N>.
     Found 2-bit register for signal <idx>.
      Found 2-bit register for signal <cnt_0>.
     Found 2-bit register for signal <cnt_1>.
Found 2-bit register for signal <state>.
     Found 2-bit adder for signal <idx[1]_GND_6_o_add_6_OUT> created at line 39.
     Found 2-bit adder for signal <cnt_0[1] GND_6_0_add_6_0UT> created at line 39.

Found 2-bit adder for signal <cnt_0[1] GND_6_0_add_17_0UT> created at line 55.

Found 2-bit adder for signal <cnt_1[1] GND_6_0_add_18_0UT> created at line 56.

Found 1-bit 4-to-1 multiplexer for signal <i_idx> created at line 27.

Found 2-bit comparator lessequal for signal <cnt_1[1]_cnt_0[1]_LessThan_2_o> created
      Summarv:
           inferred 3 Adder/Subtractor(s).
           inferred 6 D-type flip-flop(s).
           inferred 1 Comparator(s).
          inferred 1 Multiplexer(s).
inferred 1 Finite State Machine(s).
Unit <MAX N> synthesized.
```

The state of the FSM is stored in a 2-bit register, since there are three possible states

Each of the three counters (idx,cnt\_0 and cnt\_1) is stored in a 2-bit register, since they can store a number from 0 to 3 (4 counts, therefore 2-bits). The adders of the three counters are also 2-bit wide to perform the addition of the register-q + 1

The multiplexor which implements the i\_idx signal is a 4-input multiplexor (1-bit wide), since idx stores from 0 to 3 to select one bit from the 4-bits of the input i

The function F\_BIT\_MAX is implemented in a 2-bit comparator, since both inputs (cnt\_0, cnt\_1) are 2-bit wide

```
Slice Logic Utilization:
 Number of Slice Registers:
                                        8 out of 11440
                                                              0%
                                       11 out of 5720
11 out of 5720
Number of Slice LUTs:
   Number used as Logic:
                                                              0%
IO Utilization:
Number of IOs:
                                        11
Number of bonded IOBs:
                                        11 out of
                                                      200
                                                              5%
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:
                                                              68
                                        1 out of
                                                    16
```

The synthesizer infers 8 FFs: 2 FFs for each of the three counters(idx, cnt\_0, cnt\_1) plus 2 FFs for the FSM (state)

The number of IOBs is 1+1+1+4+4=11 (fpga\_clk+fpga\_rst+j4\_pin1+switch+led)


The BUFG is a global buffer dedicated to the clock distribution (clk)

Create a new ISE project (any name and any working directory) for the Spartan-6 of the LX9 Microboard (device: XC6SLX9, package: CSG324, Speed: -3) in order to create and simulate a VHDL design. Copy into the working directory of the project the two VHDL files pack\_exam.vhd and adder serial.vhd. Then, add both source VHDL files to the project.

The pack\_exam.vhd file declares a VHDL package, named PACK\_EXAM, and its package body. This package contains the functions ADDER\_ADD, ADDER\_ERROR, which are used in the adder\_serial.vhd.

The adder\_serial.vhd file declares the entity ADDER\_SERIAL and its architecture ARCH\_1. This VHDL module contains a synthesizable description of a synchronous circuit, which computes the addition of a set of numbers, serially provided. The input numbers and the result are codified in 4-bit signed data (A2 complement). Therefore, the range of numbers that can be codified is from "1000" to "0111" in binary (-8 to +7 in base 10, respectively)<sup>(1)</sup>. For instance, "0110" codifies the +6 (base 10), and "1010" codifies the -6 (base 10)


Conversion from negative binary in A2 "1010" to base 10: -(/"1010"+1)=-("0101"+1)=-(5+1)=-6



The clock and reset ports (clk, rst) are the typical ports used in this kind of synchronous circuits. At the rising edge of the clock, a new number is serially provided in the 4-bit input port (i) when i\_valid='1'. The last number follows the same rule, but also asserting i\_last='1'. Once the last number is provided, the result is available at the 4-bit output port (o) when o\_valid='1' and o\_error='0', if the result is correct. However, the circuit drives o\_error='1' and o\_valid='0' when the result of any of the additions is out of the valid range<sup>(1)</sup>. The circuit remains stopped when o\_valid='1' or o\_error='1'.


The architecture uses a 5-bit adder (signal adder), which stores the result into the register (signal adder\_reg). The additional bit is required to detect if an addition was erroneous. The circuit detects an erroneous addition (signal error='1'), and stores it in a register (signal error\_reg). Finally, the circuit validates the last addition (signal valid='1') when it is not erroneous (i\_last='1' and error='0'), storing it in another register (signal valid\_reg). When the addition is completed, the circuit provides o\_valid='1' (correct result) or o\_error='1' (erroneous result), and it remains stopped.

A testbench (at the end of the file adder\_serial.vhd) is also provided to perform the functional simulation of the next Figure ( $\delta$  delays are depicted). After resetting the circuit, the reg\_adder="00000" (0 in base 10). The simulation provides five numbers (+5, -4, -2, +7 and +1) when i\_valid='1' at rising edges of the clock (2, 4, 8, 9 and 12). The i\_last='X' value does not care when i\_valid='0', but must be asserted i\_last='1' during the last i\_valid='1'. The 5-bit reg\_adder will store five new values: "00100" (+5), "00001" (+1), "11111" (-1), "00110" (+6), "00111" (+7) from the five additions. Since all the additions are not erroneous, the circuit drives o\_valid='1', o\_error='0', and o= "0111" (+7) after the last clock edge, and the circuit remains stopped.



The first number provided at the testbench can be easily changed to any other number (constant INIT\_VAL). The next Figure repeats the simulation, but starting with "0111" (+7). The 5-bit reg\_adder stores four new values: "00111" (+7), "00011" (+3), "00001" (+1) and "01000" (+8), since the last addition is erroneous, the circuit drives o\_valid='0', o\_error='1' and remains stopped. The last addition is erroneous since only 4-bits from the adder\_reg are provided at the output o="1000" ("1000" codifies the negative number -8),

The first number provided at the testbench can be easily changed to any other number (constant INIT\_VAL). The next Figure repeats the simulation, but starting with "0111" (+7). The 5-bit reg\_adder stores four new values: "00111" (+7), "00011" (+3), "00001" (+1) and "01000" (+8), since the last addition is erroneous, the circuit drives o\_valid='0', o\_error='1' and remains stopped. The last addition is erroneous since only 4-bits from the adder\_reg are provided at the output o="1000" ("1000" codifies the negative number -8),




The qualification of the exercise is based on the simplicity of the VHDL description and the efficiency (area and speed) of the implementation for the new architecture.

1-Modify the entity ADDER\_SERIAL and its ARCH\_1 to parametrize the number of bits ( $N_{\text{BITS}}$ ) of the input (i) and output (o) ports by using a VHDL generic. For instance, when  $N_{\text{BITS}}$ =6 the valid range of data is from "100000" to "011111" (-32 to +31 in base 10), and any addition out of this range is erroneous.

2-Modify the TB\_ADDER\_SERIAL to permit the simulation of the new ADDER\_SERIAL and ARCH\_1 when  $N_{\text{BITS}}$ =6. One simulation must give a correct result, and the other simulation must give an erroneous result.

3-Create a new architecture ARCH\_2, which is very similar to ARCH\_1. The difference is the ARCH\_2 does not stop when an addition is erroneous. The circuit is stopped when the last addition is computed, asserting either o\_valid='1' (o contains a valid result) or o\_error='1' (o contains an erroneous result) at the last addition. The next Figure depicts a simulation (N<sub>BITS</sub>=4), which is very similar to the 2<sup>nd</sup> simulation that was previously explained.



4- Synthesize the ARCH\_1 of the ADDER\_SERIAL with  $N_{\text{BITS}}$ =4 with the default synthesis options (-iob=auto), and report the main synthesis results and justify them. Change the synthesis option -iob=yes, and justify the main differences due to this change

```
    For the N<sub>BITS</sub> parameter, see modification 1 at the entity ADDER_SERIAL and its
ARCH 1
```

For the simulation of TB\_ADDER\_SERIAL with N<sub>BITS</sub>=6, see modification 2 (it is just a possible solution, the list of serial numbers can be changed).


In this case, the additions with +30, -24, -12, +20 and +17 will modify the adder\_reg to +30, +6, -6, +14, +31. Therefore, all the additions are correct, and the final result is o=+31 ("111111"),  $o\_valid='1'$   $o\_error='0'$ .

Repeating the simulation, but starting with -8 (instead of +30), the adder\_reg changes to -8, -32, -44 ("1010100" is out of range). The circuit is stopped after the  $3^{\text{vi}}$  addition, with o=+20 ("010100"), o\_valid='0', o\_error='1'.

3. The ARCH\_2 is modified from ARCH\_1, according to the modification 3


# 4. Synthesis

# With default option (-iob=auto)



A single general buffer (BUFG) for the distribution of clk (clock signal) on dedicated routing The number of IOBs=2 (clk,rst) +6 (i(3:0),i\_valid,i\_last) +6 (o(3:0),o\_valid,o\_error) = 14 The numer of FFs (in CLB-Slices)=5(adder\_reg(4:0)) +1(valid\_reg) +1(error\_reg) = 7 All the FFs are placed in CLB-Slices and no FFs from IOBs are used.

# Changing the option (-iob=yes)



The adder\_reg(3:0), error\_reg, valid\_reg are now packed into the 6 FFs from IOBs, since they are output ports. However, the adder\_reg(3:0), error\_reg, valid\_reg are replicated into internal FFs from CLB-Slices, since all of them are internally required (they are read). There is an additional internal FF, which stores the bit adder\_reg(4).

Number of FFs (in IOB)=6 (FFs adder\_reg(3:0), error\_reg, valid\_reg)

Numer of FFs (in CLB-Slices)=7 (the replication of the previous 6 and the adder\_reg(4))

Create a new ISE project (any name and any working directory) for the Spartan-6 of the LX9 Microboard (device: XC6SLX9, package: CSG324, Speed: -3) in order to create and simulate a VHDL design. Copy into the working directory of the project two VHDL files: pack\_exam.vhd and antibouncing.vhd. Then, add both source VHDL files to the project.


The pack\_exam.vhd file declares a VHDL package, named PACK\_EXAM, and its package body. It contains the function F\_NBITS which returns the number of bits required for a number of counts, which is used in antibouncing.vhd.

The antibouncing.vhd contains a VHDL model of an anti-bouncing circuit, which filters bouncings at the FPGA inputs that are connected to mechanical switches or buttons. The output (o) of the circuit changes to the input (i) value when the input is stable (does not change) during period of time greater than the configured stabilization time. Otherwise, the output (o) does not change.

# Input affected with bouncings due to a mechanical switch/button ANTIBOUNCING Filtered input

In the provided circuit, the stabilization time is configured to 6 clock cycles ( $T_{CLK}$ ) (COUNTS =6="110" in binary). The clock (clk) and reset (rst) input ports are the usually available in any synchronous circuit. The VHDL contains two processes, p1 devoted to edge detections at the input, and p2 to describe a FSM and a counter.

A testbench (entity TB\_ANTIBOUNCING, architecture TEST) is provided to perform the functional simulation, at the end of the antibouncing.vhd file. The next Figure shows the behaviour of the circuit. The ouput (o) does not change to the value of the input (i) if the input is not stable at least  $6*T_{CLK}$  (COUNTS=6).



The qualification of the exercise is based on the simplicity of the VHDL description and the efficiency (area and speed) of the implementation for the proposed modifications.

1-The entity is parametrized by including the integer parameter COUNTS as a VHDL generic. Modify the ARCH\_1 in order to behaves as expected for any positive value of the COUNTS parameter. Also, modify the testbench to check the simulation for COUNTS 6,10 or 16

2-Check the cases when COUNTS is a power of two (for instance COUNTS=8 or COUNTS=16). Modify the ARCH 1 if the circuit is not working as expected also for these cases.

3-Modify architecture ARCH\_1 to remove signals state and cnt and declare them as variables of the p2 process. The behaviour of the modified architecture must be <u>exactly the same</u> as before.

```
--signal state: FSM; --remove the state and cnt signals
--signal cnt: COUNTER; --from the architecture
begin

...

p2: process(clk,rst)

variable state: FSM; --state and cnt are variables of
variable cnt: COUNTER; --of the p2 process
begin
...
end process;
```

3-Modify architecture ARCH\_1 to remove signals state and cnt and declare them as variables of the p2 process. The behaviour of the modified architecture must be <u>exactly the same</u> as before.

```
--signal state: FSM; --remove the state and cnt signals
--signal cnt: COUNTER; --from the architecture
begin

...

p2: process(clk,rst)
   variable state: FSM; --state and cnt are variables of variable cnt: COUNTER; --of the p2 process
   begin
   ...
end process;
```

4-Copy and add to the project the files top.vhd and lx9\_microboard.ucf, and complete them to connect the 4 (DIP) SWITCHES to the 4 LEDS of the LX9 MicroBoard through ANTIBOUNCING circuits. The parameter ANTIBOUNCING\_COUNTS must be configured to set the stabilization time to 10 ms (milliseconds). Report the modifications in the top.vhd and the UCF files. Then, synthesize the TOP circuit to report the number of required IOBs and FFs, and justify these results.

# Solution:

```
    The modifications of the arch 1

   architecture arch_1 of antibouncing is
   subtype COUNTER is unsigned(F_NBITS(COUNTS)-1 downto 0);
   signal cnt: COUNTER;
   --constant COUNTS: COUNTER:="110";
   p2: process(clk,rst)
   begin
       when IDLE=>
              if edge='1' then
                     state<=RUN; cnt<=conv_unsigned(COUNTS,COUNTER'length);
       when RUN=>
              elsif edge='1' then
                      cnt<=conv_unsigned(COUNTS,COUNTER'length);</pre>
       The modifications of the testbench
   architecture test of tb antibouncing is
                                                    --change to 6,10,16
   constant ANTIBOUNCING_COUNTS: natural:=16;
   dut: entity work.antibouncing(arch_1) generic map(ANTIBOUNCING_COUNTS) port map(...)
2. The previous architecture will not work for COUNTS=8 (or any power of two value),
   since cnt is declared as a 3-bit register due to F_NBITS(8)=3. The counter register
    starts from COUNTS=8 ("1000" does not fit in a 3-bit register), and cnt starts from value
   0 (instead of 8)
cnt<=conv_unsigned(COUNTS,COUNTER'length)=conv_unsigned(8,3)="000"=0</pre>
   In order to start at COUNTS=8 ("1000" does not fit in a 3-bit register), the number of bits
   must be F_NBITS(8+1)=4. The counter is checked with 1 ("0001") to change the state
    to IDLE.
subtype COUNTER is unsigned(F_NBITS(COUNTS+1)-1 downto 0);
   An alternative solution is to start from COUNTS-1 and compare cnt=0 to change the
   state to IDLE, without increasing the number of bits NBITS(8)=3
subtype COUNTER is unsigned(F_NBITS(COUNTS)-1 downto 0);
   when IDLE=>
          if edge='1' then
                  state<=RUN; cnt<=conv unsigned(COUNTS-1,COUNTER'length);</pre>
          end if;
    when RUN=>
          cnt<=cnt-1;
          if cnt=0 then
                  state<=IDLE; o<=i;
           elsif edge='1' then
                  cnt<=conv_unsigned(COUNTS-1,COUNTER'length);</pre>
           end if:
```

The assignation operator for variables is := and it is instantaneous (no delay).
 Therefore, cnt is compared with 0 (instead of 1)

```
p2: process(clk,rst)
variable state: FSM;
variable cnt: COUNTER;
begin
       if rst='1' then
               state:=IDLE; o<='0';
       elsif rising_edge(clk) then case state is
               when IDLE=>
                      if edge='1' then
                             state:=RUN; cnt:=conv_unsigned(...);
                      end if;
               when RUN=>
                      cnt:=cnt-1;
                      if cnt=0 then --or if cnt<=0 then
                              state:=IDLE; o<=i;</pre>
                      elsif edge='1' then
                              cnt:=conv_unsigned(...);
                      end if;
       end case; end if;
end process;
```

Another solution is to perform the subtraction of cnt, after comparing it with number 1

```
when RUN=>
    if cnt<=1 then
        state:=IDLE; o<=i;
    elsif edge='1' then
        cnt:=conv_unsigned(...);
    end if;
    cnt:=cnt-1;</pre>
```

4. Architecture ARCH of TOP:

```
architecture ARCH of TOP is
    constant ANTIBOUNCING_COUNTS: integer:=1e6; -- (100*10^6) Hz*(10*10^-3) s=1*10^6
    counts
   begin
       g0: for j in 0 to 3 generate
               u0: entity work.antibouncing(arch_1a)
                      generic map(ANTIBOUNCING_COUNTS)
                      port map( fpga_clk, fpga_rst, switch(j), led(j) );
       end generate;
    end architecture;
El fichero UCF:
NET switch<0> LOC=B3;
NET switch<1> LOC=A3;
NET switch<2> LOC=B4;
NET switch<3> LOC=A4;
NET led<0> LOC=P4;
NET led<1> LOC=L6;
NET led<2> LOC=F5;
NET led<3> LOC=C2;
IOBs=2+4+4 (clk,rst,4 switches, 4 leds)
GBUFF=1 the clk (global buffer)
```


 $FFs=92=4*23. \ Each \ debouncing \ circuit \ requires \ 20-bit \ register \ for \ the \ cnt \ (1+10^6 \ counts), \ 1-bit \ for \ the \ state \ FSM \ (2 \ states), \ 1-bit \ for \ the \ i\_reg \ register \ and \ 1-bit \ for \ the \ o \ register.$ 

Create a new ISE project (any name and any working directory) for the Spartan-6 of the LX9 Microboard (device: XC6SLX9, package: CSG324, Speed: -3) in order to create and simulate a VHDL design. Copy into the working directory of the project two VHDL files: pack\_exam.vhd and cipher.vhd. Then, add both source VHDL files to the project.


The pack\_exam.vhd file declares a VHDL package, named PACK\_EXAM, and its package body. It contains:

- The declaration of the constant ROUNDS as 5
- The declaration of the type T\_DATA as the 8-bit std\_logic\_vector
- The encryption F\_ENCRYPT and decryption F\_DECRYPT functions

The architecture a1 of the cipher can encrypt (MODE='0') or decrypt data (MODE='1') by using a parametrizable KEY. The encryption/decryption starts by asserting start='1'. The circuit starts loading a register (q) with the input data port (din) and driving ready='0'. While encrypting, the register (q) is left-rotated and combined with the KEY (by using XOR gates) at each clock cycle, during several ROUNDS. The decryption is similar but reversing the order. After completing the encryption/decryption, the circuit drives ready='1' and the output data port (dout) contains the result.



A testbench (TB\_CIPHER) is provided at the end of the cipher.vhd file to perform the functional simulation of several encryption/decryption of a number. The next Figure shows the behaviour of the circuit for one of simulated encryption-decryption. For the tested KEY="11110000", the encrypted dout="00111010" when din="00000011" (\*), and the decrypted dout="00000011" (retrieves the same code \*)



The qualification of the exercise is based on the simplicity of the VHDL description and the efficiency (area and speed) of the implementation for the proposed modifications.

1-Modify T\_DATA to declare it as a 16-bit, 32-bit or 64-bit std\_logic\_vector and check encryption/decryption does not work as expected. Modify the pack\_exam to properly work for an any arbitrary number of bits for T\_DATA.

```
subtype T DATA is std logic vector(31 downto 0); --or any other arbitrary number of bits
```

2-Create a new architure a2 by removing the variable cnt and adding the signal cnt. Modify a2 to behave the same as the original architecture a1.

```
signal cnt: integer; --remove the variable cnt: integer in the p fsm process
```

3-The architecture a1 (or a2) works correctly if started (by asserting start='1') while ready='1' (\*), but it provides erroneous encryption/decryption if it is started while ready='0' (\*\*). Modify the testbench (see the following code) to check the incorrect behaviour when the condition (\*\*) is accomplished. Then, create a new architecture a3 that ensures the circuit starts the encryption/decryption only with the condition (\*), ignoring the starting at the wrong condition (\*\*)

```
--replace these two lines of the testbench

start_e<='1'; din_e<=data; wait until rising_edge(clk);

start_e<='0'; din_e<=(others=>'X'); wait until ready_e='1';

--with the following four lines, to test the condition (*) and (**)

start_e<='1'; din_e<=data; wait until rising_edge(clk); --Condition (*)

start_e<='0'; wait until rising_edge(clk); wait until rising_edge(clk);

start_e<='1'; wait until rising_edge(clk); --Condition (**)

start_e<='0'; din e<=(others=>'X'); wait until ready e='1';
```

4-Copy and add to the project the files top.vhd and lx9\_microboard.ucf, and complete them to synthetize and implement an 8-bit cipher with the parameters MODE='0', KEY="11010001". Report the modifications done in the top.vhd and the UCF files. Then, synthesize the TOP circuit to report the number of required IOBs and FFs, and justify these results, specially focussing in the cnt counter. Propose a simple solution to reduce the number of resources devoted the this counter, and check by synthesis the reduction of resources.

1. The modifications on PACK EXAM:

2. When replacing the variable cnt to be a signal, there are several solutions. For instance:

Another possible solution:

3. For instance, adding a new signal start\_ready='1' when start='1' and state=IDLE (equivalent to ready='1'), and using start\_ready='1' to start the encryption/decryption (instead of start='1')

```
signal start_ready: std_logic;
begin
...
start_ready<=start when state=IDLE else '0';

p_fsm: process
...
elsif_start_ready='1' or state=RUNNING then
cnt<=cnt+1;</pre>
```

# 4. Architecture ARCH of TOP:

The synthesis reports:

IOBs=1+1+1+1+8+8=20 (clk+rst+switch+led+in\_8bit+out\_8bit)

GBUFF=1 the clk (global buffer)

FFs=32+8+1=41. The 32-bit counter (cnt), the 8-bit register (q) and the 1-bit register (state)

Additionally, since cnt is a 32-bit register, it implements by LUTs a 32-bit adder, a 32-bit multiplexor and a 32-bit comparator for the conditional assignment of cnt

The total number of LUTs is 88

In order to reduce the resources devoted to cnt

```
variable cnt: integer range 0 to ROUNDS;
```

The synthesis reports the following main differences:

FFs=3+8+1=12. The cnt is reduced from 32-bit to 3-bit counter (since 3-bits are required to count from 0 to 5)

Additionally the LUTs that implement the 3-bit adder, 3-bit multiplexor and 3-bit comparator are reduced

The total number of LUTs is reduced to 13