
## **Project Solutions**

**1.** The issue is in the arch of the pulse design. Because, cnt+1 never reaches to N\_Pulse, therefore, desired result is not being achieved. This can be solved with a simple trick by replacing **cnt+1=N\_PULSE** with **cnt+1=N\_PULSE-1** in the ARCH\_2 code line number 72.

```
--Copy the ARCH_1 to describe a new architecture ARCH
52
    --Modify the ARCH_2 according to the exercise
53
54
   architecture ARCH 2 of PULSE is
55
   constant N BITS: integer:=F NBITS(N PULSE);
    signal cnt: unsigned(N BITS-1 downto 0);
57
    signal start, started, finished: std logic;
58
   begin
59
       start<=i;
60
       o<=started;
61
62
       fsm: process
63
       begin
64
          wait until rising_edge(clk);
65
          if rst='1' then
66
             started<='0';
67
             finished<='0';
68
          elsif start='1' then
69
             started<='1';
70
             finished <= '0';
71
          elsif (cnt+1=N PULSE-1) then
72
             started<='0';
73
             finished <= '1';
74
          end if;
75
       end process;
76
77
       counter: process
78
       begin
79
          wait until rising_edge(clk);
80
          cnt<=(others=>'0');
81
          if started='1' and finished='0' then
82
             cnt<=cnt+1;
83
          end if;
84
       end process;
85
    end architecture;
86
```



We can see in the simulation that correct ARCH\_2 output o2 is as required but arch\_1 output o1 is wrong.

**2.** To achieve the double click, following code lines of the test bench has been modified.

```
105 begin
106 clk<=not clk after T_CLK/2;
107 rst<='1', '0' after 1*T_CLK; --part 2 modified from 5*T_CLK to 1*T_CLK
108
109 --part 2 solution modified
110 i<='0', '1' after 2*T_CLK, '0' after 3*T_CLK, '1' after 6*T_CLK, '0' after 7*T_CLK;
111
```


This makes sure start is pressed twice after  $2*T\_CLK$  and  $6*T\_CLK$ .

Next, line 72 of arch\_1 is also changed to make it work.

Now, to make sure arch\_2 output is enlarged as required, its counter (cnt) is being reset every time a start is pressed.

```
begin
   wait until rising_edge(clk);
   cnt<=(others=>'0');
   if start = '1' then --part 2 modification, resets cnt every time star is pressed
      cnt <= "000"; --part 2 modification
   elsif started='1' and finished='0' then
      cnt<=cnt+1;</pre>
```


The commented line makes sure, arch\_2 is enlarged than arch\_1 output. Simulation result below shows the achieved result.



**3.** In order to activate arche\_2 output o2 at the start and end of pulse, we only need to assign o2 as 1 when pulse is active or count of arche\_2 (cnt+1=N\_PULSE-1) has reached required number of pulses. This can be done by modifying 61 of the pulse as shown in the screenshot below.

As a result, desired output pulse at o2 is achieved.

```
58 signal start, started, finished: std_logic;
59 begin
60 start<=i;
61 o <= '1' when(i = '1' or cnt+1=N_PULSE-1) else '0';--part 3 modification: replacing o<=started with (i = '1' or cnt+1=N_PULSE-1)
62
63
```



 $100 \times 106$ Hz $\times 100 \times 10-3$ s = 10,000,000 clock cycles to produce 100ms pulse top level code modified.

```
1 NET fpga clk TNM NET = clk net;
  TIMESPEC TS_clk_net = PERIOD clk_net 100 MHz;
                          LOC=C10; #100MHz clock input
  NET fpga clk
                                    #USER PUSH-BUTTON
5
  NET fpga_rst
                          LOC=V4;
6
  NET switch
                          LOC=B3; # DIP1 Switch1 of the LX9 MICROBOARD
7
  NET led
                       LOC=D2;
                                   # LED1 of the LX9 MICROBOARD
8
9
```

Device Utilization Summary (estimated values)							
Logic Utilization	Used	Ava	ilable	Utilization			
Number of Slice Registers		26	11440	C			
Number of Slice LUTs		61	5720	1			
Number of fully used LUT-FF pairs		26	61	42			
Number of bonded IOBs		4	200	2			
Number of BUFG/BUFGCTRLs	Ì	1	16	(			

## Device utilization summary:

-----

Selected Device: 6slx9csg324-3

Slice Logic Utilization:

Number of Slice Registers: 26 out of 11440 0% Number of Slice LUTs: 61 out of 5720 1% Number used as Logic: 61 out of 5720 1%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 61

Number with an unused Flip Flop: 35 out of 61 57% Number with an unused LUT: 0 out of 61 0% Number of fully used LUT-FF pairs: 26 out of 61 42%

Number of unique control sets: 2

IO Utilization:

Number of IOs:

Number of bonded IOBs: 4 out of 200 2%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%