


4		3		2			1											
D							REV.	DESCRIPTION		DATE	DESIGNER	CHECKED BY	ENGINEER					
								PRELIMINARY RELEASE			JM	AD						
C							text											
B																		
A	NOTES: UNLESS OTHERWISE SPECIFIED 1. ALL RESISTOR VALUES ARE IN OHMS, 1%, 100PPM. 2. ALL CAPACITOR VALUES ARE IN MICROFARADS, 50V. 3 ALL INDUCTOR VALUES ARE IN MICROHENRIES.			UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES DIMENSIONS IN BRACKETS [X.XX] (WHERE PRESENT) ARE MILLIMETERS AND ARE FOR REFERENCE ONLY INTERPRET DRAWING AS PER ANSI Y14.5-1994 OR Y32.2-1975			BROOKHAVEN NATIONAL LABORATORY BROOKHAVEN SCIENCE ASSOCIATES UPTON, N.Y. 11973 Exploring Life's Mysteries, Protecting its Future		SCHEMATIC DIAGRAM APS BESOCM FPGA Processing Board RevB									
													DRAWN BY		J. Mead			
													CHECKED BY		T. Caracappa			
			DIMENSIONAL TOLERANCES		ANGULAR TOLERANCE		VACUUM APPROVAL		NA									
			X. ± 0.060		±0.5°		ENGINEER APPROVAL		J. Mead									
			.X ± 0.030		FINISH:		SUPERVISOR APPROVAL		D. Padrazo									
			.XX ± 0.015		125✓		ES&H APPROVAL											
			.XXX ± 0.005		MAX		QA APPROVAL		E. Cheswick									
			NEXT ASSY:			BREAK EDGES & SHARP CORNERS 0.005 MIN. TO 0.030 MAX			B		DRAWING/PART NUMBER		REVISION					
			PROJECT:			THIRD ANGLE PROJECTION		SCALE: N/A		WBS#		ESH&Q RISK LEVEL A-2		SHEET 1 OF 23				
4		3		2			1											


Artix 7 FPGA Configuration

JTAG Header






Title: APS BESOCM FPGA BOARD			
Date: 8-22-22	Ver: B		
Sheet Size: B	Rev: B		
Sheet 2 of 23	Drawn By J. Mead		

Artix 7 FPGA Power




Title: APS BESOCM FPGA BOARD	
Date: 8-22-22	Ver: B
Sheet Size: B	Rev: B
Sheet 3 of 23	Drawn By J. Mead

Artix 7 FPGA I/O




Title: APS BESOCM FPGA BOARD			
Date: 8-22-22	Ver:		
Sheet Size: B	Rev: B		
Sheet 4 of 23	Drawn By J. Mead		

Artix 7 FPGA I/O




Title: APS BESOCM FPGA BOARD			
Date: 8-22-22	Ver:		
Sheet Size: B	Rev: B		
Sheet 5 of 23	Drawn By J. Mead		

Artix 7 FPGA MGT



Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	6 of 23	Drawn By	J. Mead

LTC2107 ADC




Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	7 of 23	Drawn By	J. Mead

4				3				2				1			
D															
C															
B															
A															




Test Pulse Generation AD9744 DAC

Test Pulse Gen Control Signals





Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	9 of 23	Drawn By	J. Mead

Clock and Gate Watch Dog Timers




Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	10 of 23	Drawn By	J. Mead

Fiber Trigger Input




Title:		APS BESOCM FPGA BOARD	
Date: 8-22-22		Ver:	
Sheet Size: B		Rev: B	
Sheet 11 of 23		Drawn By J. Mead	

Fault Latches



Title: APS BESOCM FPGA BOARD			
Date: 8-22-22		Ver:	
Sheet Size: B		Rev: B	
Sheet	12	of	23
Drawn By		J. Mead	




ACIS Fault



To/from ACIS Interface board.
ACIS reset button, ACIS force trip buttons and keylock wire to ACIS interface board



Title: APS BESOCM FPGA BOARD			
Date: 8-22-22		Ver:	
Sheet Size: B		Rev: B	
Sheet	13	of	23
Drawn By		J. Mead	

Artix Regulators




Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	14	of	23
Drawn By		J. Mead	

LTC2107 Linear Regulators



Title: APS BESOCM FPGA BOARD	
Date: 8-22-22	Ver:
Sheet Size: B	Rev: B
Sheet 15 of 23	Drawn By J. Mead

Voltage OV and UV Monitors




Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	16 of 23	Drawn By	J. Mead


Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	17	of	23
		Drawn By	J. Mead

Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	18	of	23
		Drawn By	J. Mead


Power Input



VI Readback





Temp Sensors






Title:		APS BESOCM FPGA BOARD	
Date:	8-22-22	Ver:	
Sheet Size:	B	Rev:	B
Sheet	19	of	23
Drawn By		J. Mead	

SFP Connecters

Event Receiver



Data Transceiver



Title:

APS BESOCM FPGA BOARD

Date: 8-22-22

Ver:

Sheet Size: B

Rev: B

Sheet



20 of 23

Drawn By


J. Mead

Miscellaneous

Artix Debug Header



EEPROM's



Title:		APS BESOCM FPGA BOARD	
Date: 8-22-22		Ver:	
Sheet Size: B		Rev: B	
Sheet 23 of 23		Drawn By J. Mead	