

1 Artix 7 FPGA I/O

XC7A200TFBG484 BANK 34 IO\_0\_34 IO\_L1P\_T0\_34 T1 U1 adc\_d1d0\_p adc\_d1d0\_n IO\_L1N\_T0\_34 U2 adc\_d7d6\_p IO\_L2P\_T0\_34 adc d7d6 n IO\_L2N\_T0\_34-IO\_L3P\_T0\_DQS\_34-R3 adc\_d3d2\_p R2 adc\_d3d2\_n IO\_L3N\_T0\_DQS\_34 W2 adc\_d11d10\_p adc\_d11d10\_n IO\_L4P\_T0\_34 IO\_L4N\_T0\_34 IO\_L5P\_T0\_34 adc\_d5d4\_p adc\_d5d4\_n IO\_L5N\_T0\_34 adc\_d9d8\_p adc\_d9d8\_n IO\_L6P\_T0\_34 V3 IO\_L6N\_T0\_VREF\_34 AA1 IO\_L7P\_T1\_34 AB1 IO\_L7N\_T1\_34 AB3 adc\_d15d14\_p adc\_d15d14\_n IO\_L8P\_T1\_34 IO\_L8N\_T1\_34 AB2 Y3 IO\_L9P\_T1\_DQS\_34 AA3 IO\_L9N\_T1\_DQS\_34 AA5 adc\_d13d12\_n IO\_L10P\_T1\_34 IO\_L10N\_T1\_34 AB5 IO\_L11P\_T1\_SRCC\_34 adc\_of\_n IO\_L11N\_T1\_SRCC\_34 adc\_clkout\_p V4 IO L12P T1 MRCC 34 adc\_clkout\_n IO\_L12N\_T1\_MRCC\_34 IO\_L13P\_T2\_MRCC\_34 IO\_L13N\_T2\_MRCC\_34 IO\_L14P\_T2\_SRCC\_34 Т5 U5 IO\_L14N\_T2\_SRCC\_34 IO\_L15P\_T2\_DQS\_34 IO\_L15N\_T2\_DQS\_34 IO\_L16P\_T2\_34 Ψ6 V5 IO\_L16N\_T2\_34 IO\_L17P\_T2\_34 IO\_L17N\_T2\_34 Т6 Y6 IO\_L18P\_T2\_34 AA6 IO\_L18N\_T2\_34 IO\_L19P\_T3\_34 W7
IO\_L19N\_T3\_VREF\_34 AB7 IO\_L20P\_T3\_34 AB6 IO\_L20N\_T3\_34 IO\_L21P\_T3\_DQS\_34 V8 IO\_L21N\_T3\_DQS\_34 AA8 IO\_L22P\_T3\_34 AB8 IO\_L22N\_T3\_34 Y8 IO L23P T3 34 ¥7 IO\_L23N\_T3\_34 IO\_L24P\_T3\_34 IO\_L24N\_T3\_34-IO\_25\_34-

ช7

**U**55

XC7A200TFBG484 BANK 13 IO\_0\_13 IO\_L1N\_T0\_13 IO\_L1B\_T0\_13 adc\_sdo IO\_L1P\_T0\_13 AB17 adc\_sdi adc sclk IO\_L2N\_T0\_13
IO\_L2P\_T0\_13
IO\_L3N\_T0\_DQS\_13
AB13
IO\_L3N\_T0\_DQS\_13
AA13 adc csb IO\_L3P\_T0\_DQS\_13 AB15 IO\_L4N\_TO\_13
IO\_L4P\_TO\_13
IO\_L5N\_TO\_13
IO\_L5P\_TO\_13
IO\_L5P\_TO\_13
6N\_TO\_VREF\_13 IO\_L6N\_T0\_VREF\_13 W14 10\_L6P\_T0\_13 10\_L7N\_T1\_13 AB12 AB11 IO\_L7P\_T1\_13 IO\_L8N\_T1\_13 AA9 IO\_L8P\_T1\_13 AA11 IO\_L9N\_T1\_DQS\_13
IO\_L9P\_T1\_DQS\_13
IO\_L10N\_T1\_13
V10
V10 IO\_L10P\_T1\_13 Y12 IO\_L12P\_T1\_MRCC\_13 V14 IO\_L13N\_T2\_MRCC\_13 V13
IO\_L13P\_T2\_MRCC\_13 V15 IO\_L14N\_T2\_SRCC\_13 U15 IO\_L14P\_T2\_SRCC\_13 IO\_L15N\_T2\_DQS\_13 IO\_L15P\_T2\_DQS\_13 IO\_L15P\_T2\_DQS\_13 W16 LISP\_T2\_DQS\_13 IO\_L16N\_T2\_13 IO\_L16P\_T2\_13 IO\_L17N\_T2\_13 IO\_L17P\_T2\_13 **U55** 

XC7A200TFGG484 BANK 16 artix\_dbg0 IO\_0\_16 IO\_L1P\_T0\_16 F13 artix dbg1 F14 artix\_dbg2 IO\_L1N\_T0\_16 F16 artix\_dbg3 IO\_L2P\_T0\_16 artix dbg4 IO\_L2N\_T0\_16 -IO\_L3P\_T0\_DQS\_16 -IO\_L3N\_T0\_DQS\_16 -C14 artix dbg5 C15 artix\_dbg6 E13 artix\_dbg7 IO\_L4P\_T0\_16 E14 artix\_dbg8 IO\_L4N\_T0\_16 IO\_L5P\_T0\_16 E16 artix\_dbg9 D16 IO\_L5N\_T0\_16 D14 IO\_L6P\_T0\_16 IO\_L6N\_T0\_VREF\_16 D15 artix\_dbg\_led0 artix\_dbg\_led1 B15 IO\_L7P\_T1\_16 B16 artix\_dbg\_led2 IO\_L7N\_T1\_16 C13 artix\_dbg\_led3 IO\_L8P\_T1\_16 IO\_L8N\_T1\_16 B13 A15 IO\_L9P\_T1\_DQS\_16 A16 watchdog\_pulse IO\_L9N\_T1\_DQS\_16 IO\_L10P\_T1\_16 IO\_L10N\_T1\_16 watchdog\_clk A14 B17 IO\_L11P\_T1\_SRCC\_16 dac d9 IO\_L11N\_T1\_SRCC\_16 - IO\_L12P\_T1\_MRCC\_16 - IO\_L12N\_T1\_MRCC\_16 D17 p2a\_sck C17 dac\_d5 IO\_L13P\_T2\_MRCC\_16 C19 dac d4 IO\_L13N\_T2\_MRCC\_16 -IO\_L14P\_T2\_SRCC\_16 -IO\_L14N\_T2\_SRCC\_16 -E19 dac d6 D19 dac\_d1 F18 IO\_L15P\_T2\_DQS\_16 -IO\_L15N\_T2\_DQS\_16 -IO\_L16P\_T2\_16 -E18 B20 dac\_d8 A20 IO\_L16N\_T2\_16 IO\_L17P\_T2\_16 IO\_L17N\_T2\_16 A19 dac\_d13 F19 IO\_L18P\_T2\_16 F20 IO\_L18N\_T2\_16 D20 dac\_d0 dac\_d3 IO\_L19P\_T3\_16 IO\_L19N\_T3\_VREF\_16 C20 dac\_d2 IO\_L20P\_T3\_16 B22 dac d11 IO\_L20N\_T3\_16 dac d7 IO\_L21P\_T3\_DQS\_16-IO\_L21N\_T3\_DQS\_16-A21 dac clk E22 IO\_L22P\_T3\_16 p2a\_sck IO\_L22N\_T3\_16 IO L23P T3 16 E21 p2a\_csn D21 p2a\_sdc IO\_L23N\_T3\_16 G21 IO\_L24P\_T3\_16 G22 IO\_L24N\_T3\_16 IO\_25\_16 F21 **U55** 

D

Title: APS BESOCM FPGA BOARD 11-1-21 Date: Ver: Sheet Size: B Rev: A Sheet o£ Drawn By 23 J. Mead

1

## Artix 7 FPGA I/O

PUDC - Pull High for 3state I/O during configuration **≩ 4.7**K XC7A200TFBG484 BANK 14 IO 0 14 P22 cnfg\_d0 IO\_L1P\_T0\_D00\_MOSI\_14 R22 IO\_L1N\_T0\_D01\_DIN\_14 cnfa d2 IO\_L2P\_T0\_D02\_14 R21 IO L2N TO D03 14 cnfg\_d3 U22 IO\_L3P\_T0\_DQS\_PUDC\_B\_14 V22 fault\_fpga\_7 fault\_fpga\_9\_lat TO\_L3N\_TO\_DQS\_EMCCLK\_14 T21 T21 T0\_L4P\_TO\_D04\_14 U21 T0\_L4N\_TO\_D05\_14 P19 fault\_fpga\_9 fault\_fpga\_8\_lat fault\_fpga\_5\_lat fault\_fpga\_7\_lat fault\_no\_clock\_lat fault\_fpga\_10\_lat fault\_bad\_power\_lat fault fpga 11 lat 10\_L11N\_T1\_SRCC\_14 10\_L12P\_T1\_MRCC\_14 10\_L12N\_T1\_MRCC\_14 10\_L13R\_T2\_MRCC\_14 10\_L13R\_T2\_MRCC\_14 fault\_no\_clock\_lat fault\_fpga\_6\_lat fault\_fpga\_2\_lat fault\_fpga\_0\_lat fault\_fpga\_3 fault\_fpga\_0 fault\_fpga\_1 fault\_no\_clock fault\_no\_trig\_lat
fault\_fpga\_2 fault\_fpga\_1\_lat acis\_resetn fault\_fpga\_3\_lat fault\_no\_pulse\_lat IO\_L18N\_T2\_A11\_D27\_14 P14 IO\_L19P\_T3\_A10\_D26\_14 R14 fault\_no\_pulse IO\_L19N\_T3\_A09\_D25\_VREF\_14 IO\_L19N\_T3\_A09\_D25\_VREF\_14
IO\_L20P\_T3\_A08\_D24\_14
IO\_L20P\_T3\_A07\_D23\_14
IO\_L21P\_T3\_DQS\_14
IO\_L21P\_T3\_DQS\_14
IO\_L22P\_T3\_A05\_D21\_14
IO\_L22P\_T3\_A05\_D21\_14
IO\_L22P\_T3\_A04\_D20\_14
IO\_L23P\_T3\_A03\_D19\_14
IO\_L23P\_T3\_A03\_D19\_14
IO\_L23P\_T3\_A01\_D17\_14
IO\_L24P\_T3\_A01\_D17\_14
IO\_L24N\_T3\_A00\_D16\_14
IO\_L25\_14
IO\_25\_14 R18 beam\_pulse\_detect\_led trigger\_pulse\_detect\_led trigger\_pulse\_fp **U55** 

P3.3V


XC7A200TFBG484 BANK 35 IO\_L1P\_T0\_AD4P\_35 eeprom csn0 A1 eeprom\_sck0 IO\_L1N\_T0\_AD4N\_35 C2 eeprom\_sdi0 IO\_L2P\_T0\_AD12P\_35 eeprom holdn0 IO\_L2N\_T0\_AD12N\_35 IO L3P T0 DQS AD5P 35 eeprom sdo0 D1 IO\_L3N\_T0\_DQS\_AD5N\_35 eeprom\_csn1 IO\_L4P\_T0\_35 D2 eeprom sck1 IO\_L4N\_T0\_35 IO\_L5P\_T0\_AD13P\_35 G1 eeprom\_sdi1 eeprom\_holdn1 IO\_L5N\_T0\_AD13N\_35 eeprom\_sdo1 IO\_L6P\_T0\_35 IO L6N TO VREF 35 K1 dac\_tp\_d8 IO\_L7P\_T1\_AD6P\_35 dac\_tp\_d5 IO\_L7N\_T1\_AD6N\_35 dac\_tp\_d3 IO\_L8P\_T1\_AD14P\_35 IO\_L8N\_T1\_AD14N\_35 G2 dac\_tp\_d1 dac\_tp\_d7 IO\_L9P\_T1\_DQS\_AD7P\_35 dac\_tp\_d4 IO\_L9N\_T1\_DQS\_AD7N\_35 IO\_L10P\_T1\_AD15P\_35 IO\_L10N\_T1\_AD15N\_35 Н5 н3 dac\_tp\_d2 IO\_L11P\_T1\_SRCC\_35 dac\_tp\_d0 IO\_L11N\_T1\_SRCC\_35 IO L12P T1 MRCC 35 G4 IO\_L12N\_T1\_MRCC\_35 IO\_L13P\_T2\_MRCC\_35 IO\_L13N\_T2\_MRCC\_35 IO\_L14P\_T2\_SRCC\_35 т.3 dac tp d10 K3 dac\_tp\_d6 IO\_L14N\_T2\_SRCC\_35 dac\_tp\_clk IO\_L15P\_T2\_DQS\_35 dac\_tp\_d9 IO\_L15N\_T2\_DQS\_35 IO\_L16P\_T2\_35 dac\_tp\_d11 dac\_tp\_d12 IO\_L16N\_T2\_35 IO\_L17P\_T2\_35 IO L17N T2 35 J6 T.5 IO\_L18P\_T2\_35 dac\_tp\_d13 IO\_L18N\_T2\_35 tpdac\_sdo IO\_L19P\_T3\_35 IO L19N T3 VREF 35 MЗ tp\_sw0 IO\_L20P\_T3\_35 tpdac\_ldacn IO\_L20N\_T3\_35 IO\_L21P\_T3\_DQS 35 Р4 tpdac\_sclk IO\_L21N\_T3\_DQS\_35 tpdac\_syncn IO\_L22P\_T3\_35 tp\_sw1 IO\_L22N\_T3\_35 IO L23P T3 35 М6 tp\_sw2 М5 tp\_sw3 IO\_L23N\_T3\_35 IO\_L24P\_T3\_35 tpdac\_clrn L6 IO\_L24N\_T3\_35 IO\_25\_35 **υ**55


XC7A200TFBG484 BANK 15 IO\_0\_15 IO\_L1P\_T0\_AD0P\_15 G1.3 IO\_L1N\_T0\_AD0N\_15 G15 a2p\_d1\_p IO\_L2P\_T0\_AD8P\_15 a2p\_d1\_n IO\_L2N\_T0\_AD8N\_15 IO L3P T0 DQS AD1P 15 J14 a2p d2 p H14 a2p\_d2\_n IO\_L3N\_T0\_DQS\_AD1N\_15 a2p\_d3\_p a2p\_d3\_n IO\_L4P\_T0\_15 G18 IO\_L4N\_T0\_15 IO\_L5P\_T0\_AD9P\_15 J15 a2p\_d4\_p a2p\_d4\_n IO\_L5N\_T0\_AD9N\_15 a2p d5 p a2p d5 n IO\_L6P\_T0\_15 H18 IO L6N TO VREF 15 J22 a2p\_d6\_p IO\_L7P\_T1\_AD2P\_15 a2p\_d6\_n IO\_L7N\_T1\_AD2N\_15 a2p\_d0\_p a2p\_d0\_n IO\_L8P\_T1\_AD10P\_15 IO\_L8N\_T1\_AD10N\_15 G20 K21 a2p\_d8\_p IO\_L9P\_T1\_DQS\_AD3P\_15 a2p\_d8\_n a2p\_d9\_p IO\_L9N\_T1\_DQS\_AD3N\_15 IO\_L10P\_T1\_AD11P\_15 IO\_L10N\_T1\_AD11N\_15 L21 a2p d9 n J20 a2p d10 p IO\_L11P\_T1\_SRCC\_15 a2p\_d10\_n IO\_L11N\_T1\_SRCC\_15 J19 a2p d7 p IO\_L12P\_T1\_MRCC\_15-IO\_L12N\_T1\_MRCC\_15н19 a2p\_d7\_n K18 a2p\_d11\_p IO\_L13P\_T2\_MRCC\_15 IO\_L13N\_T2\_MRCC\_15 L19
IO\_L14P\_T2\_SRCC\_15 L20 a2p d11 n a2p d12 p a2p\_d12\_n IO\_L14N\_T2\_SRCC\_15 N22 a2p\_d13\_p IO\_L15P\_T2\_DQS\_15 a2p d13 n a2p d14 p IO\_L15N\_T2\_DQS\_ADV\_B\_15-IO\_L16P\_T2\_A28\_15м1 я L18 a2p\_d14\_n IO\_L16N\_T2\_A27\_15 a2p\_d15\_p a2p\_d15\_n IO\_L17P\_T2\_A26\_15 N19 IO L17N T2 A25 15 N20 a2p\_sel\_p IO\_L18P\_T2\_A24\_15 a2p\_sel\_n IO\_L18N\_T2\_A23\_15 a2p enb p IO\_L19P\_T3\_A22\_15 IO\_L19N\_T3\_A21\_VREF\_15 K14 a2p\_enb\_n M13 IO\_L20P\_T3\_A20\_15 IO\_L20N\_T3\_A19\_15 IO\_L21P\_T3\_DQS\_15-IO\_L21N\_T3\_DQS\_A18\_15-J17 IO\_L22P\_T3\_A17\_15 L15 IO\_L22N\_T3\_A16\_15 L16 a2p\_clk\_p IO L23P T3 FOE B 15 K16 a2p\_clk\_n IO\_L23N\_T3\_FWE\_B\_15 IO\_L24P\_T3\_RS1\_15 IO\_L24N\_T3\_RS0\_15 IO\_25\_15 **U**55


C


1


3
































## 1 picoZED Connectors JX1 & JX2 61083-101400LF 61083-101400LF pzed\_jtag\_tck pzed\_jtag\_tms JTAG TCK PMOD DO JTAG TMS PMOD D1 pzed\_jtag\_tdi JTAG\_TDO JTAG\_TDI PMOD\_D2 PMOD\_D3 P5.0V PWR\_ENABLE CARRIER\_SRST# PMOD\_D4 PMOD\_D5 FPGA\_VBATT FPGA\_DONE 10 PMOD\_D6 PMOD D7 1.0 picozed\_pg 11 SE\_0 SE\_1 12 LVDS\_1\_P 14 LVDS\_1\_N 16 INIT# PG 1V8 13 LVDS\_0\_P F5 E5 н4 н3 artix\_cnfg PG\_MODULE 13 LVDS\_0\_F 15 LVDS\_0\_N GND\_15 LVDS\_2\_P LVDS\_2\_N SE\_0 GND 15 SE 15 17 16 18 16 18 GND-LVDS\_3\_P GND\_16 G3 F2 M4 M3 a2p\_d0\_p a2p\_d1\_p LVDS\_0\_P LVDS\_1\_P 19 20 G2 F1 a2p\_d0\_n a2p\_d1\_n LVDS\_3\_N LVDS\_0\_N LVDS\_1\_N GND\_22 24 LVDS\_5\_P 26 LVDS\_5\_N 28 GND\_28 30 LVDS\_7\_P 32 GND\_22 LVDS\_3\_P LVDS\_3\_N GND\_28 23 GND\_21 GND\_21 LVDS\_2\_P LVDS\_2\_N GND\_27 a2p d2 p a2p d2 n a2p\_d3\_p a2p\_d3\_n 23 25 LVDS\_4\_P LVDS\_4\_N GND\_27 LVDS\_6 E4 K7 L7 G4 E3 25 27 26 K2 F4 28 G6 в2 1 LVDS\_6\_P a2p\_d4\_p a2p\_d5\_p LVDS\_4\_P LVDS\_5\_P R7 F6 LVDS\_7\_N 32 LVDS\_7\_N 34 GND\_34 36 LVDS\_9\_P 38 LVDS\_9\_N 40 В1 L1 a2p\_d4\_n a2p\_d5\_n 31 33 LVDS\_6\_N GND\_33 LVDS\_4\_N GND\_33 LVDS\_5\_N 33 35 34 GND\_34 LVDS 7 P 35 LVDS\_8\_P N4 N3 36 a2p\_d7\_p a2p\_d7\_n a2p\_d6\_p LVDS 6 P 38 37 a2p\_d6\_n P2 37 LVDS\_8\_N GND\_39 LVDS\_6\_N GND\_39 LVDS\_7\_N GND\_40 GND\_40 LVDS\_11\_P 44 LVDS\_11\_N 46 GND\_46 48 C6 C5 D5 C4 M2 M1 a2p\_d8\_p a2p\_d8\_n a2p\_d9\_p N1 a2p\_d9\_n P1 41 43 LVDS\_10\_P 45 LVDS\_10\_N 47 GND\_45 LVDS\_8\_P LVDS\_8\_N LVDS\_9\_P LVDS\_9\_N 43 45 47 46 GND 45 GND 46 49 LVDS\_12\_P LVDS\_13\_P 50 LVDS\_13\_N 52 GND\_52 54 LVDS\_15\_P 56 D3 K4 K3 a2p\_d10\_p a2p\_clk\_p\_\_\_L5 LVDS\_10\_P LVDS\_11\_P в3 C3 a2p\_d10\_n a2p\_clk\_n L451 LVDS\_12\_N 51 GND\_51 LVDS\_10\_N -GND\_51 -LVDS\_12\_P LVDS\_11\_N GND 52 51 53 52 54 P5.0V P5.0V 55 LVDS\_14\_P a2p\_d11\_p U2 T2 T1 a2p\_d12\_p P5.0V LVDS\_13\_P P5.0V 56 55 57 LVDS\_14\_N LVDS\_15\_N 58 a2p\_d12\_n a2p\_d11\_n LVDS\_12\_N LVDS\_13\_N 58 59 VIN\_A VIN\_B VIN\_C-VIN\_D-VIN\_B VIN\_C VIN\_D VIN\_E 59 60 60 a2p\_d13\_p LVDS\_17\_P 62 LVDS\_17\_N 64 LVDS\_19\_N 70 LVDS\_19\_N 72 LVDS\_19\_N 72 D7 R3 a2p\_d14\_p 63 LVDS\_16 P LVDS\_15\_P LVDS\_15\_N LVDS\_14\_P LVDS\_14\_N a2p\_d13\_n D2 D6 R2 63 64 65 LVDS\_16\_N a2p\_d14\_n 66 67 GND\_65 GND\_65 GND\_66 68 a2p\_d15\_p a2p\_d15\_n J5 F7 **E7 A**5 69 LVDS\_18\_P 71 LVDS\_18\_N LVDS\_16\_P LVDS\_16\_N LVDS\_17\_P LVDS\_17\_N A4 K5 69 72 71 73 GND\_71 GND\_72 74 P1.8V GND\_71 GND\_72 ps\_i2c\_sda т7 Р6 P1.8V a2p\_enb\_p 73 UVDS\_20\_P 75 LVDS\_20\_N 77 GND\_77 VCCO\_34\_A LVDS\_21\_P 76 LVDS\_21\_N 78 VCC0\_34\_B 80 VCCO\_34\_C P1.8V a2p\_sel\_p LVDS\_19\_P LVDS\_19\_N VCC0\_35\_B VCCO\_35\_C P1.8V LVDS\_18\_P 75 J6 P5 ps\_i2c\_scl a2p\_sel\_n a2p\_enb\_n LVDS\_18\_N GND 77 77 78 79 80 VCCO\_35\_A 83 LVDS\_22\_P LVDS\_23\_P 84 LVDS\_23\_N 86 GND\_86 88 BANK13\_LVDS\_1\_P 90 LVDS\_21\_P LVDS\_21\_N GND\_86 LVDS\_23\_P LVDS\_23\_N LVDS\_20\_P 83 84 N5 85 LVDS\_22\_N K8 LVDS\_20\_N -GND\_85 -LVDS\_22\_P 85 GND\_85 89 BANK13\_LVDS\_0\_P 91 BANK13\_LVDS\_0\_N 87 88 pzed\_dbg0 pzed\_dbg2 Y14 89 90 AA15 pzed\_dbg1 pzed\_dbg3 Y15 м7 BANK13\_LVDS\_1\_N LVDS\_22\_N 92 U19 pzed\_dbg4 BANK13\_LVDS\_3\_P 94 BANK13\_LVDS\_3\_N 96 GND\_96 98 DXP\_0\_P DXP\_0\_N pzed\_dbg6 V18 GND 92 GND 92 BANK13 LVDS 5 P BANK13 LVDS 5 N VCC0 13 BANK13 SE 0 P3.3V BANK13\_LVDS\_2\_P W18 AB21 pzed\_dbg8 pzed\_dbg9 pzed\_dbg\_led2 pzed\_dbg\_led3 AB18 pzed\_dbg5 93 BANK13\_LVDS\_2\_P 95 BANK13\_LVDS\_2\_N 97 GND\_95 97 VP\_0\_P VN\_0\_N pzed\_dbg7 BANK13\_LVDS\_4\_P BANK13\_LVDS\_4\_N BANK13\_LVDS\_6\_P AB22 95 AB19 97 AA19 pzed\_dbg\_led0 T16 pzed\_dbg\_led1 BANK13\_LVDS\_6\_N JX2 JX1 Connects to BANK 35 (1.8V) LVDS Connects to BANK 34 (1.8V) Title: APS BESOCM FPGA BOARD 11-1-21 Ver: Date: Sheet Size: B Rev: 17 23 J. Mead 1

