


4		3		2			1				
D				REV.		DESCRIPTION		DATE	DESIGNER	CHECKED BY	ENGINEER
						PRELIMINARY RELEASE			JM	AD	
C											
B											
A	<div>NOTES: UNLESS OTHERWISE SPECIFIED</div> <div>1. ALL RESISTOR VALUES ARE IN OHMS, 1%, 100PPM.</div> <div>2. ALL CAPACITOR VALUES ARE IN MICROFARADS, 50V.</div> <div>3 ALL INDUCTOR VALUES ARE IN MICROHENRIES.</div>			UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES DIMENSIONS IN BRACKETS [X.XX] (WHERE PRESENT) ARE MILLIMETERS AND ARE FOR REFERENCE ONLY INTERPRET DRAWING AS PER ANSI Y14.5-1994 OR Y32.2-1975		BROOKHAVEN NATIONAL LABORATORY BROOKHAVEN SCIENCE ASSOCIATES UPTON, N.Y. 11973 Exploring Life's Mysteries, Protecting its Future		SCHEMATIC DIAGRAM APS BESOCM			
				DRAWN BY J. Mead							
				CHECKED BY T. Caracappa							
		DIMENSIONAL TOLERANCES		ANGULAR TOLERANCE		VACUUM APPROVAL		NA			
		X. ± 0.060		±0.5°		ENGINEER APPROVAL		J. Mead			
		.X ± 0.030		FINISH:		SUPERVISOR APPROVAL		D. Padrazo			
		.XX ± 0.015		125✓		ES&H APPROVAL					
		.XXX ± 0.005				QA APPROVAL		E. Cheswick			
		NEXT ASSY:		BREAK EDGES & SHARP CORNERS 0.005 MIN. TO 0.030 MAX				B		DRAWING/PART NUMBER	
		PROJECT:		THIRD ANGLE PROJECTION		SCALE: N/A		WBS#		ESH&Q RISK LEVEL	
4		3		2			1				
							A-2				
							SHEET 1 OF 23				


Artix 7 FPGA Configuration

JTAG Header




Title: APS BESOCM FPGA BOARD			
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	2 of 23	Drawn By	J. Mead

Artix 7 FPGA Power




Title: APS BESOCM FPGA BOARD	
Date: 11-1-21	Ver: A
Sheet Size: B	Rev: A
Sheet 3 of 23	Drawn By J. Mead


Artix 7 FPGA I/O



U55






U55



U55


Title: APS BESOCM FPGA BOARD			
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	4	of	23
Drawn By		J. Mead	

Artix 7 FPGA I/O




Title: <div style="text-align: center; font-size: 2em; margin-top: 10px;"> APS BESOCM FPGA BOARD </div>	
Date: 11-1-21	Ver:
Sheet Size: B	Rev: A
Sheet 5 of 23	Drawn By J. Mead

Artix 7 FPGA MGT




Title: APS BESOCM FPGA BOARD			
Date: 11-1-21		Ver: A	
Sheet Size: B		Rev: A	
Sheet 6 of 23		Drawn By J. Mead	

LTC2107 ADC




Title:		APS BESOCM FPGA BOARD	
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	7 of 23	Drawn By	J. Mead

Raw ADC Front Panel Test Port AD9744 DAC




Title: APS BESOCM FPGA BOARD	
Date: 11-1-21	Ver: A
Sheet Size: B	Rev: A
Sheet 8 of 23	Drawn By J. Mead

Test Pulse Generation AD9744 DAC






Test Pulse Gen Control Signals



Title:		APS BESOCM FPGA BOARD	
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	9 of 23	Drawn By	J. Mead


Clock and Gate Watch Dog Timers



Title: APS BESOCM FPGA BOARD	
Date: 11-1-21	Ver:
Sheet Size: B	Rev: A
Sheet 10 of 23	Drawn By J. Mead

Fiber Trigger Input

Trigger Input




Trigger & Beam Status LEDs




Title: APS BESOCM FPGA BOARD			
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	11	of	23
		Drawn By	J. Mead

Fault Latches



Title: APS BESOCM FPGA BOARD			
Date: 11-1-21		Ver:	
Sheet Size: B		Rev: A	
Sheet	12	of	23
Drawn By		J. Mead	

ACIS Fault




To/from ACIS Interface board.

ACIS reset button, ACIS force trip buttons and keylock wire to ACIS interface board



Title: <div style="text-align: center; font-size: 2em; font-weight: bold;">APS BESOCM FPGA BOARD</div>	
Date: 11-1-21	Ver:
Sheet Size: B	Rev: A
Sheet 13 of 23	Drawn By J. Mead

Artix and picoZed Regulators




Title: APS BESOCM FPGA BOARD			
Date: 11-1-21		Ver: A	
Sheet Size: B		Rev: A	
Sheet	14	of	23
Drawn By		J. Mead	

LTC2107 Linear Regulators




Title: APS BESOCM FPGA BOARD	
Date: 11-1-21	Ver: A
Sheet Size: B	Rev: A
Sheet 15 of 23	Drawn By J. Mead

Voltage OV and UV Monitors




Title: APS BESOCM FPGA BOARD			
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	16	of	23
Drawn By		J. Mead	


picoZED Connectors JX1 & JX2



Connects to BANK 35 (1.8V) LVDS



picoZED Connector JX3



Title:

APS BESOCM FPGA BOARD

Date: 11-1-21

Ver:

Sheet Size: B

Rev: A

Sheet

18


of

23


Drawn By

J. Mead


Power Input



VI Readback





Temp Sensors






Title:		APS BESOCM FPGA BOARD	
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	19	of	23
Drawn By		J. Mead	

SFP Connecters

Event Receiver




Data Transceiver




Title: APS BESOCM FPGA BOARD			
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	20	of	23
Drawn By		J. Mead	

Zynq Peripherals : SDCARD / UART



Title: APS BESOCM FPGA BOARD			
Date: 11-1-21	Ver: A		
Sheet Size: B	Rev: A		
Sheet 21 of 23	Drawn By J. Mead		

Zynq Peripherals : Gigabit Ethernet / USB




Do Not Install, selects
host mode vs device mode


Title:		APS BESOCM FPGA BOARD	
Date:	11-1-21	Ver:	
Sheet Size:	B	Rev:	A
Sheet	22 of 23	Drawn By	J. Mead

Miscellaneous



picoZed Debug Header






Artix Debug Header



picZed JTAG Header



EEPROM's



Title: APS BESOCM FPGA BOARD			
Date: 11-1-21	Ver: A		
Sheet Size: B	Rev: A		
Sheet 23 of 23	Drawn By J. Mead		