
Computer Organization Lab2

Name:邱弘竣

ID:109550136

Architecture diagrams:



Top module: Simple_Single_CPU

- r-type
 - o instruction[31:26] is sent to decoder
 - bits are sent into read reg 1 and read reg 2
 - Do the opeartion in ALU controlled by ALU control
 - o the result will be sent to write data
 - o PC = PC + 4
- addi
 - bits are sent to read reg 1 and sign extend
 - o add two numbers from read data 1 and sign extend in ALU
 - the result will be sent to write data
- beq
 - o bits are sent to read reg 1 and sign extend
 - o subtract two numbers from read data 1 and sign extend in ALU

- o if two numbers are equal, then "zero"=1
- o PC = PC + 4 + (sign extend)*4 (zero=1 and branch =1)
- slti
 - o bits are sent to read reg 1 and sign extend
 - o compare two numbers from read data 1 and sign extend in ALU
 - o if the condition is true, then "zero"=1
 - o PC = PC + 4


Hardware module analysis:

(explain how the design work and its pros and cons)

- Adder.v
 - o add two given numbers
- ALU_Ctrl.v
 - o input funt_i and ALUOp_i
 - o output ALUCtrl_o to control ALU to do different operations
- ALU.v
 - o Given different ctrl_i, ALU can do different operations
- decoder.v
 - o input instruction[31:26]
 - output RegWrite_o , ALU_op_o, ALUSrc_o, RegDst_o, Branch_o to control other modules to do different operations
- MUX 2to1.v
 - \circ Given 0 or 1
 - do the selected things
- Shift_Left_Two_32.v
 - o input a 32-bit data
 - o output the data multiplied by 4
- Sign Extend.v
 - o convert 16-bit data to 32-bit
- Simple Single CPU.v
 - o connect all the modules to implement all the MIPS code
- pros : easy to implement.
- cons: It's very slow because it can only do one operation in one time.

Finished part:

(show the screenshot of the simulation result and waveform, and explain it)



Part1

 		2
1	r0=	0
!	r1=	10
 	r2=	4
 	r3=	0
I I	r4=	0
 	r5=	6
I I I	rб=	0
I I	r7=	0
I I I	r8=	0
 	r9=	0
I I	r10=	0
 	r11=	0
 	r12=	0
-		

Part2

		2
	r0=	0
1	r1=	1
	r2=	0
1	r3=	0
1	r4=	0
1	r5=	0
	гб=	0
1	r7=	14
	r8=	0
1	r9=	15
	r10=	0
	r11=	0
1	r12=	0
1		

All the result are the same as CO_Lab_2.pdf

Problems you met and solutions:

- In the begining, I didn't know what Decoder is. I tried to find out the answer
 in Teacher's ppt and .txt in our project. Instruction[31:26] is the intput of
 Decoder, deciding which type of operation is now chosen. Then I checked the
 code in CO_P2_test_data1.txt and compared it to CO_Lab_2.pdf. I finally
 understood how Decoder works.
- There are too many modules this time. In the begining I didn't how to do it because Simple_Single_CPU.v was almost empty. Then I checked the diagram in CO_Lab_2.pdf and then I understood how are these modules connect with one another.

Summary:

Indeed, I'm not famiililar with verilog at all. However, after these labs, I think I understand verilog much more than before. Although software programming is still easier for me, I will try to improve myself in the future courses.