

# Lab 4: Push Button and LED Control


Chun-Jen Tsai and Lan-Da Van
Department of Computer Science
National Yang Ming Chiao Tung University
Taiwan, R.O.C.

Fall, 2021



# Lab 4: Push Buttons and LED Control

- In this lab, you will use the FPGA development board "Arty" to implement a simple I/O control circuit.
  - There are 4 push-buttons and 4 yellow LED lights on the board.
  - You must design a synchronous circuit that reads each of the push-button inputs and display different light patterns.
- The lab file submission deadline is on 10/25 by 6:00pm.






# Buttons and LEDs on the Arty Board


Lab 4

The Arty FPGA development board:



• We have designed an I/O daughter board for Arty.







## System Behavior of Lab 4

- Your circuit should have a 4-bit counter register.
  - The counter value is set to zero upon reset.
  - The counter value is a signed value in 2'complement format.
  - The 4 LEDs display the 4 counter bits at all time.
- Push-buttons #0 and #1 are used to decrease /increase the counter value:
  - Push the BTN1/BTN0 increases/decreases the counter by 1.
  - If the counter value becomes greater than 7, it is truncated to 7; if the value is smaller than -8, it is set to -8.
- Push-buttons #2 and #3 are used to control the brightness of the LEDs.
  - BTN3 makes the LED brighter and BTN2 makes it darker by controlling a counter.






## User I/O Pins of an FPGA IC

Lab 4

There are many "FPGA" pins that are used as user I/O pins: each pin connects to an I/O device such as the push-buttons or the LEDs:








#### FPGA Pin Coordinates

Lab 4

Each pin at the bottom of the FPGA has a coordinate. For example, "K17" is the coordinate of the red pin of the Xilinx FPGA IC in the "FG320" package:






## Use the I/O Pin Signal in Verilog

- To read/write the I/O pins, we must map the pin coordinates to Verilog signals in our code.
  - A user constraint file, \*.xdc, is used to do the job.
- A user constraint is a text command that specifies the physical property in an HDL code. For example, for the four push-buttons, their mapping to Verilog signals can be as follows:

```
set_property -dict { PACKAGE_PIN_D9 | IOSTANDARD LVCMOS33 } [get_ports { usr_btn[0] }];
set_property -dict { PACKAGE_PIN_C9 | IOSTANDARD LVCMOS33 } [get_ports { usr_btn[1] }];
set_property -dict { PACKAGE_PIN_B9 | IOSTANDARD LVCMOS33 } [get_ports { usr_btn[2] }];
set_property -dict { PACKAGE_PIN_B8 | IOSTANDARD LVCMOS33 } [get_ports { usr_btn[2] }];
set_property -dict { PACKAGE_PIN_B8 | IOSTANDARD LVCMOS33 } [get_ports { usr_btn[3] }];

IC pin coordinates | Signal type | Signal names to be used in your Verilog code!
```




Lab 4



### How to Read the Input Push-Button

The physical connection from an FPGA I/O pin to a push-button is as follows:



Ideally, when a push-button is pushed (the circuit is closed), the FPGA pin that connects to the button becomes high voltage and the corresponding signal in Verilog reads "1", otherwise it reads "0".






## **Bouncing Problem**


Lab 4

In reality, however, the signal value oscillates between 0 and 1 several times before it stabilizes. This is called the bouncing behavior of a hardware button.

#### The physical voltage values

#### The actual digital signal










## De-bouncing Circuit

Lab 4

To detect whether the button has been pressed, you cannot simply check the button signals:

```
always @(posedge clk, posedge reset)
  if (reset == 1)
   BTN0_is_pressed = 0;
  else
  BTN0_is_pressed = (usr_btn[0])? 1 : 0;
```


- This circuit will catch all the state changes during the bouncing period → a single button click will be treated as multiple clicks!
- You must find a way to average-out the noises of the push-button signal during the bouncing period.
  - Hint: you can use a shift register to accumulate the input signal; or a timer to wait out the bouncing period.





## Turn On/Off the LEDs

- The LEDs can be turned on/off by writing 1/0 to the corresponding Verilog signals, reg [3:0] usr\_led
  - The LED constraint definitions:







#### Clock and Reset Pins

Lab 4

- For synchronous design, you need a clock signal for your circuit.
  - The clock signal usually comes from an on-board oscillator.
  - There is an FPGA pin that connects to the oscillator.

```
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports { clk }];
```

For the Arty board, the reset pin is the red push button defined as follows:

```
set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports { reset_n }];
```





## Control of the LED Brightness

- The LED devices on the Arty board can only be fully lit (full power) or turned off (zero power), you can not set them to show different levels of brightness.
- To trick your eyes to see different levels of brightness, you can send a PWM signal to its power input.
- A PWM input to the LED turns it on-an-off quickly.
  - The persistence of human visions will not see flickering but only different levels of brightness, as long as your PWM frequency is high enough.







## A PWM Signal

Lab 4

A PWM signal is simply a square wave signal:




- Duty-cycle: the percentage of one cycle of PWM that is in "on" state (i.e.,  $(a/b) \times 100\%$  in the figure).
  - 50% duty-cycle means the signal is "on" half of the time.






## Generation of a PWM Signal

- The system clock of our boards is 100MHz.
  - Each second has 100,000,000 clock ticks.
- To generate a 100 Hz PWM signal, the full cycle period would be equal to 1,000,000 clock ticks.
  - The clock ticks for a 25% duty cycle PWM signal @ 100Hz would be 250,000 clock ticks for "on" period and 750,000 clock ticks for "off" period.








## PWM Control of Brightness

- Persistence of visions make most people do not see flickering when the LED is switching faster than 60 Hz.
- We can use a PWM signal higher than 60Hz to control the brightness of an LED.
- The PWM duty cycle determines the brightness.







### Brightness Control for Lab 4

- In Lab 4, you must design a PWM signal generator circuit.
  - The PWM signal must have a frequency of 100 Hz and five different duty cycles: 5%, 25%, 50%, 75%, and 100%.
  - If LED #n should be on, the PWM signal will be assign to usr\_led[n].
  - If LED #n should be off, 0 will be assigned to usr\_led[n].
  - BTN3 increases the current duty cycle, and BTN2 decreases the current duty cycle.





## Sample Project of Lab 4

Lab 4

- A sample project, lab4.zip, is available on E3.
  - The constraint file for Arty is provided to you in this project.
- The project has a circuit that lights up LED 0 ~ 3 when you press BTN 0 ~ 3, respectively.

There is no de-bouncing circuit for the button inputs so you have to add this part by yourself.




Lab 4



# Generating the Programming File


To test the design on Arty, you must generate the programming file "lab3.bit" for the FPGA:





# Downloading Your Circuit to the Board


To download your programming file into the FPGA, you must use the "Hardware Manager":





### Program the FPGA

- Hit "Program device" then browse to the \*.bit file:
  - The bit file is under <project directory>/lab3.run/impl\_1/lab3.bit






## Test Your Design

Lab 4

You can now test your circuit by clicking the buttons on the Arty board and see how the LEDs lights up!







### What You Need to Do for Lab 4

- Design a circuit to display the value of a 4-bit signed counter on the LEDs with different brightness.
  - BTN1/BTN0 increases/decreases the counter value.
  - BTN3/BTN2 increases/decreases the brightness of the LEDs (all four LEDs should have the same brightness).
  - De-bouncing CKT
  - PWM CKT

