```
/* This file supports MSP430FR2433 devices. */
/* Version: 1.211 */
/* Default linker script, for normal executables */
OUTPUT_ARCH (msp430)
ENTRY(_start)
MEMORY {
                      : ORIGIN = 0x0000, LENGTH = 0x0010 /* END=0x0010, size 16 */
  SFR
  BSL
                      : ORIGIN = 0 \times 1000, LENGTH = 0 \times 0800
                      : ORIGIN = 0x2000, LENGTH = 0x1000 /* END=0x2FFF, size 4096 */
  RAM
                    : ORIGIN = 0x1800, LENGTH = 0x0200 /* END=0x19FF, size 512 as 1 512-byte segments
  INFOMEM
                      : ORIGIN = 0x1800, LENGTH = 0x0200 /* END=0x19FF, size 512 */
                     : ORIGIN = 0xC400, LENGTH = 0x3B80 /* END=0xFF7F, size 15232 */
  FRAM (rx)
  JTAGSIGNATURE
                     : ORIGIN = 0 \times FF80, LENGTH = 0 \times 0004
  BSLSIGNATURE
                     : ORIGIN = 0xFF84, LENGTH = 0x0004
                      : ORIGIN = 0 \times FF88, LENGTH = 0 \times 0002
  VECT1
  VECT2
                      : ORIGIN = 0 \times FF8A, LENGTH = 0 \times 0002
                      : ORIGIN = 0 \times FF8C, LENGTH = 0 \times 0002
  VECT3
  VECT4
                      : ORIGIN = 0 \times FF8E, LENGTH = 0 \times 0002
  VECT5
                      : ORIGIN = 0 \times FF90, LENGTH = 0 \times 0002
  VECT6
                      : ORIGIN = 0xFF92, LENGTH = 0x0002
                     : ORIGIN = 0xFF94, LENGTH = 0x0002
  VECT7
                    : ORIGIN = 0xFF96, LENGTH = 0x0002
  VECT8
  VECT9
                    : ORIGIN = 0xFF98, LENGTH = 0x0002
  VECT10
                    : ORIGIN = 0 \times FF9A, LENGTH = 0 \times 0002
                    : ORIGIN = 0 \times FF9C, LENGTH = 0 \times 0002
  VECT11
  VECT12
                    : ORIGIN = 0 \times FF9E, LENGTH = 0 \times 0002
  VECT13
                    : ORIGIN = 0 \times FFA0, LENGTH = 0 \times 0002
                    : ORIGIN = 0xFFA2, LENGTH = 0x0002
  VECT14
  VECT15
                    : ORIGIN = 0 \times FFA4, LENGTH = 0 \times 0002
  VECT16
                    : ORIGIN = 0 \times FFA6, LENGTH = 0 \times 0002
  VECT17
                    : ORIGIN = 0 \times FFA8, LENGTH = 0 \times 0002
                    : ORIGIN = 0xFFAA, LENGTH = 0x0002
  VECT18
                    : ORIGIN = 0xFFAC, LENGTH = 0x0002
: ORIGIN = 0xFFAE, LENGTH = 0x0002
: ORIGIN = 0xFFB0, LENGTH = 0x0002
  VECT19
  VECT20
  VECT21
                    : ORIGIN = 0xFFB2, LENGTH = 0x0002
  VECT22
                    : ORIGIN = 0xFFB4, LENGTH = 0x0002
  VECT23
  VECT24
                    : ORIGIN = 0 \times FFB6, LENGTH = 0 \times 0002
                    : ORIGIN = 0xFFB8, LENGTH = 0x0002
  VECT25
  VECT26
                    : ORIGIN = 0xFFBA, LENGTH = 0x0002
  VECT27
                    : ORIGIN = 0xFFBC, LENGTH = 0x0002
  VECT28
                    : ORIGIN = 0xFFBE, LENGTH = 0x0002
                    : ORIGIN = 0 \times FFC0, LENGTH = 0 \times 0002
  VECT29
                    : ORIGIN = 0 \times FFC2, LENGTH = 0 \times 0002
  VECT30
  VECT31
                    : ORIGIN = 0 \times FFC4, LENGTH = 0 \times 0002
  VECT32
                    : ORIGIN = 0 \times FFC6, LENGTH = 0 \times 0002
                      : ORIGIN = 0 \times FFC8, LENGTH = 0 \times 0002
  VECT33
                    : ORIGIN = 0xFFCA, LENGTH = 0x0002
: ORIGIN = 0xFFCC, LENGTH = 0x0002
: ORIGIN = 0xFFCE, LENGTH = 0x0002
  VECT34
  VECT35
  VECT36
  VECT37
                    : ORIGIN = 0xFFD0, LENGTH = 0x0002
  VECT38
                    : ORIGIN = 0 \times FFD2, LENGTH = 0 \times 0002
  VECT39
                    : ORIGIN = 0 \times FFD4, LENGTH = 0 \times 0002
                    : ORIGIN = 0 \times FFD6, LENGTH = 0 \times 0002
  VECT40
  VECT41
                    : ORIGIN = 0xFFD8, LENGTH = 0x0002
                    : ORIGIN = 0 \times FFDA, LENGTH = 0 \times 0002
  VECT42
                    : ORIGIN = 0xFFDC, LENGTH = 0x0002
  VECT43
  VECT44
                    : ORIGIN = 0 \times FFDE, LENGTH = 0 \times 0002
  VECT45
                    : ORIGIN = 0xFFE0, LENGTH = 0x0002
  VECT46
                    : ORIGIN = 0xFFE2, LENGTH = 0x0002
                    : ORIGIN = 0xFFE4, LENGTH = 0x0002
  VECT47
                    : ORIGIN = 0xFFE6, LENGTH = 0x0002
: ORIGIN = 0xFFE8, LENGTH = 0x0002
: ORIGIN = 0xFFEA, LENGTH = 0x0002
  VECT48
  VECT49
  VECT50
                    : ORIGIN = 0xFFEC, LENGTH = 0x0002
  VECT51
                    : ORIGIN = 0xFFEE, LENGTH = 0x0002
  VECT52
                   : ORIGIN = 0xFFF0, LENGTH = 0x0002
: ORIGIN = 0xFFF2, LENGTH = 0x0002
: ORIGIN = 0xFFF4, LENGTH = 0x0002
  VECT53
  VECT54
  VECT55
```

```
VECT56
                : ORIGIN = 0 \times FFF6, LENGTH = 0 \times 0002
 VECT57
                : ORIGIN = 0 \times FFF8, LENGTH = 0 \times 0002
 VECT58
                : ORIGIN = 0xFFFA, LENGTH = 0x0002
 VECT59
                : ORIGIN = 0 \times FFFC, LENGTH = 0 \times 0002
 RESETVEC
                : ORIGIN = 0xFFFE, LENGTH = 0x0002
}
SECTIONS
  .jtagsignature
                  : {} > JTAGSIGNATURE
                      > BSLSIGNATURE
 .bslsignature
                    {}
   _interrupt_vector_1
                       { KEEP
                                 _interrupt_vector_2 )) } > VECT2
   _interrupt_vector_2
                        KEEP
                        KEEP
                                 _interrupt_vector_3 )) } > VECT3
   _interrupt_vector_3
                       {
   _interrupt_vector_4
                        KEEP
                                 _interrupt_vector_5
                     : {
                        KEEP
                                 KEEP
                                 _interrupt_vector_6
                        KEEP
   _interrupt_vector_7
                                 } > VECT8
                        KEEP
                                 _interrupt_vector_8 ))
   _interrupt_vector_8
                                                    } > VECT9
   _interrupt_vector_9
                        KEEP
                                 _interrupt_vector_9 ))
                        KEEP
                                 _interrupt_vector_10))
                                                    } > VECT10
   _interrupt_vector_10
                       {
                        KEEP
                                 _interrupt_vector_11))
                                                     > VECT11
   _interrupt_vector_11
                                                    } > VECT12
   _interrupt_vector_12
                        KEEP
                                 _interrupt_vector_12))
                                                    } > VECT13
                                 _interrupt_vector_13))
                        KEEP
   _interrupt_vector_13
                                                    } > VECT14
   interrupt_vector_14
                        KEEP
                                 _interrupt_vector_14))
                        KEEP
                                 _interrupt_vector_15))
                                                    } > VECT15
   _interrupt_vector_15
   _interrupt_vector_16
                        KEEP
                                 _interrupt_vector_16))
                                                    } > VECT16
                        KEEP
                                 _interrupt_vector_17
                        KEEP
                                 _interrupt_vector_18
   _interrupt_vector_19
                        KEEP
                                 KEEP
                                 _interrupt_vector_20
                                 KEEP
   _interrupt_vector_21
                        KEEP
                                 _interrupt_vector_22
                                 _interrupt_vector_23
                        KEEP
                                                    } > VECT24
   _interrupt_vector_24
                        KEEP
                                 _interrupt_vector_24))
                                                    } > VECT25
                        KEEP
                                 _interrupt_vector_25))
   _interrupt_vector_25
                       {
   _interrupt_vector_26
                        KEEP
                                 interrupt_vector_26))
                                                    } > VECT26
                                                    } > VECT27
                        KEEP
                                 interrupt_vector_27))
   _interrupt_vector_27
                                 _interrupt_vector_28))
                                                    } > VECT28
   _interrupt_vector_28
                        KEEP
                        KEEP
                                 interrupt_vector_29))
   interrupt_vector_29
                                                    } > VECT29
   _interrupt_vector_30
                        KEEP
                                 _interrupt_vector_31
                        KEEP
                                 KEEP
                                 _interrupt_vector_32
                     : {
   _interrupt_vector_33
                        KEEP
                                 : {
   _interrupt_vector_34
                        KEEP
                                 _interrupt_vector_35
                                 KEEP
                        KEEP
                                 _interrupt_vector_36
                                 _interrupt_vector_37
                        KEEP
   _interrupt_vector_38
                        KEEP
                                 } > VECT39
   _interrupt_vector_39
                        KEEP
                                 _interrupt_vector_39))
                       {
{
                        KEEP
                                 _interrupt_vector_40))
                                                    } > VECT40
   _interrupt_vector_40
                                 interrupt_vector_41))
                                                    } > VECT41
   interrupt_vector_41
                        KEEP
                     : { KEEP
                             (*(__interrupt_vector_42)) KEEP (*(__interrupt_vector_port2)) } >
   _interrupt_vector_42
VECT42
   interrupt_vector_43 : { KEEP (*(__interrupt_vector_43)) KEEP (*(__interrupt_vector_port1)) } >
   interrupt_vector_44 : { KEEP (*(__interrupt_vector_44)) KEEP (*(__interrupt_vector_adc)) } >
   _interrupt_vector_45 : { KEEP (*(__interrupt_vector_45)) KEEP (*(__interrupt_vector_usci_b0)) } >
VECT45
   _interrupt_vector_46 : { KEEP (*(__interrupt_vector_46)) KEEP (*(__interrupt_vector_usci_a1)) } >
VECT46
   _interrupt_vector_47 :{ KEEP (*(__interrupt_vector_47)) KEEP (*(__interrupt_vector_usci_a0)) } >
VECT47
   _interrupt_vector_48 :{ KEEP (*(__interrupt_vector_48)) KEEP (*(__interrupt_vector_wdt)) } >
VECT48
   interrupt_vector_49 :{ KEEP (*(__interrupt_vector_49)) KEEP (*(__interrupt_vector_rtc)) } >
VECT49
   .interrupt_vector_50 : { KEEP (*(__interrupt_vector_50)) KEEP (*(__interrupt_vector_timer3_a1)) }
   interrupt_vector_51 : { KEEP (*(__interrupt_vector_51)) KEEP (*(__interrupt_vector_timer3_a0)) }
> VECT51
```

```
_interrupt_vector_52 : { KEEP (*(__interrupt_vector_52)) KEEP (*(__interrupt_vector_timer2_a1)) }
> VECT52
   _interrupt_vector_53 : { KEEP (*(__interrupt_vector_53)) KEEP (*(__interrupt_vector_timer2_a0)) }
 VECT53
   _interrupt_vector_54 : { KEEP (*(__interrupt_vector_54)) KEEP (*(__interrupt_vector_timer1_a1)) }
 VECT54
   _interrupt_vector_55 : { KEEP (*(__interrupt_vector_55)) KEEP (*(__interrupt_vector_timer1_a0)) }
 VECT55
   _interrupt_vector_56
                        : { KEEP (*(__interrupt_vector_56)) KEEP (*(__interrupt_vector_timer0_a1)) }
 VECT56
   _interrupt_vector_57
                        : { KEEP (*(__interrupt_vector_57)) KEEP (*(__interrupt_vector_timer0_a0)) }
 VECT57
   _interrupt_vector_58
                        : { KEEP (*(__interrupt_vector_58)) KEEP (*(__interrupt_vector_unmi)) } >
   _interrupt_vector_59 :{ KEEP (*(__interrupt_vector_59)) KEEP (*(__interrupt_vector_sysnmi)) } >
VECT59
   _reset_vector :
   KEEP (*(__interrupt_vector_60))
   KEEP
         (*(__interrupt_vector_reset))
   KEEP (*(.resetvec))
 } > RESETVEC
  .rodata :
  {
     = ALIGN(2);
    *(.plt)
    *(.rodata .rodata.* .gnu.linkonce.r.* .const .const:*)
   *(.rodata1)
   KEEP (*(.gcc_except_table)) *(.gcc_except_table.*)
 } > FRAM
 /* Note: This is a separate .rodata section for sections which are
     read only but which older linkers treat as read-write.
     This prevents older linkers from marking the entire .rodata
    section as read-write.
  .rodata2 :
     = ALIGN(2);
   PROVIDE (__preinit_array_start = .);
   KEEP (*(.preinit_array))
   PROVIDE (__preinit_array_end = .);
    . = ALIGN(2);
   PROVIDE (__init_array_start = .);
   KEEP (*(SORT(.init_array.*)))
   KEEP (*(.init_array))
   PROVIDE (__init_array_end = .);
    . = ALIGN(2);
   PROVIDE (__fini_array_start = .);
   KEEP (*(.fini_array))
   KEEP (*(SORT(.fini_array.*)))
   PROVIDE (__fini_array_end = .);
    . = ALIGN(2);
    *(.eh_frame_hdr)
   KEEP (*(.eh_frame))
    /* gcc uses crtbegin.o to find the start of the constructors, so
       we make sure it is first. Because this is a wildcard, it
       doesn't matter if the user does not actually link against
       crtbegin.o; the linker won't look for a file to match a
      wildcard. The wildcard also means that it doesn't matter which
       directory crtbegin.o is in.
   KEEP (*crtbegin*.o(.ctors))
    /* We don't want to include the .ctor section from the crtend.o
       file until after the sorted ctors. The .ctor section from
       the crtend file contains the end of ctors marker and it must
       be last */
   KEEP (*(EXCLUDE_FILE (*crtend*.o ) .ctors))
   KEEP (*(SORT(.ctors.*)))
   KEEP (*(.ctors))
```

```
KEEP (*crtbegin*.o(.dtors))
  KEEP (*(EXCLUDE_FILE (*crtend*.o ) .dtors))
  KEEP (*(SORT(.dtors.*)))
  KEEP (*(.dtors))
} > FRAM
/* This section contains data that is initialised during load
   but not on application reset. */
.persistent :
   = ALIGN(2);
  PROVIDE (__persistent_start = .);
  *(.persistent)
   = ALIGN(2);
 PROVIDE (__persistent_end = .);
} > FRAM
.text :
{
   = ALIGN(2);
  PROVIDE (_start = .);
  KEEP (*(SORT(.crt_*)))
  *(.lowtext .text .stub .text.* .gnu.linkonce.t.* .text:*)
  KEEP (*(.text.*personality*))
  /* .gnu.warning sections are handled specially by elf32.em.
  *(.gnu.warning)
  *(.interp .hash .dynsym .dynstr .gnu.version*)
  PROVIDE (__etext = .);
  PROVIDE (_etext = .);
  PROVIDE (etext = .);
  . = ALIGN(2);
  KEEP (*(.init))
  KEEP (*(.fini))
  KEEP (*(.tm_clone_table))
} > FRAM
.data :
{
   = ALIGN(2);
  PROVIDE (__datastart = .);
  KEEP (*(.jcr))
  *(.data.rel.ro.local) *(.data.rel.ro*)
  *(.dynamic)
  *(.data .data.* .gnu.linkonce.d.*)
  KEEP (*(.gnu.linkonce.d.*personality*))
  SORT (CONSTRUCTORS)
  *(.data1)
  *(.got.plt) *(.got)
  /* We want the small data sections together, so single-instruction offsets
     can access them all, and initialized data all before uninitialized, so
     we can shorten the on-disk segment size. */
  . = ALIGN(2);
  *(.sdata .sdata.* .gnu.linkonce.s.* D_2 D_1)
  . = ALIGN(2);
  _edata = .;
  PROVIDE (edata = .);
  PROVIDE (__dataend = .);
} > RAM AT> FRAM
/* Note that crt0 assumes this is a multiple of two; all the
   start/stop symbols are also assumed word-aligned. */
PROVIDE(__romdatastart = LOADADDR(.data));
PROVIDE (__romdatacopysize = SIZEOF(.data));
```

```
{
  . = ALIGN(2);
  PROVIDE (__bssstart = .);
  *(.dynbss)
  *(.sbss .sbss.*)
  *(.bss .bss.* .gnu.linkonce.b.*)
   = ALIGN(2);
  *(COMMON)
  PROVIDE (__bssend = .);
} > RAM
PROVIDE (__bsssize = SIZEOF(.bss));
/* This section contains data that is not initialised during load
   or application reset. */
.noinit (NOLOAD) :
{
   = ALIGN(2);
  PROVIDE (__noinit_start = .);
  *(.noinit)
  . = ALIGN(2);
  PROVIDE (__noinit_end = .);
  end = .;
} > RAM
/* We create this section so that "end" will always be in the
   RAM region (matching .stack below), even if the .bss
   section is empty.
.heap (NOLOAD) :
  . = ALIGN(2);
  _{\text{heap\_start}\_} = .;
  _end = __heap_start__;
  PROVIDE (end = .);
  KEEP (*(.heap))
  _{end} = .
  PROVIDE (end = .);
  /* This word is here so that the section is not empty, and thus
     not discarded by the linker. The actual value does not matter
     and is ignored.
  LONG(0);
   _heap_end__ = .;
  __HeapLimit = __heap_end__;
} > RAM
/* WARNING: Do not place anything in RAM here.
   The heap section must be the last section in RAM and the stack
   section must be placed at the very end of the RAM region. */
.stack (ORIGIN (RAM) + LENGTH(RAM)) :
{
  PROVIDE (\_stack = .);
  *(.stack)
.infoA (NOLOAD) : \{\} > INFOA
                                           /* MSP430 INFO FLASH MEMORY SEGMENTS */
/* The rest are all not normally part of the runtime image. */
.MSP430.attributes 0 :
{
  KEEP (*(.MSP430.attributes))
  KEEP (*(.gnu.attributes))
  KEEP (*(__TI_build_attributes))
}
/* Stabs debugging sections.
               0 : { *(.stab) }
0 : { *(.stabstr) }
.stabstr
               0 : { *(.stab.excl) }
.stab.excl
.stab.exclstr 0 : { *(.stab.exclstr) }
               0 : { *(.stab.index) }
.stab.index
.stab.indexstr 0 : { *(.stab.indexstr) }
```

```
0 : { *(.comment) }
  .comment
  /* DWARF debug sections.
     Symbols in the DWARF debugging sections are relative to the beginning
     of the section so we begin them at 0. */
  /* DWARF 1. */
                  0 : { *(.debug) }
0 : { *(.line) }
  . debug
  .line
  /* GNU DWARF 1 extensions. */
  .debug_srcinfo 0 : { *(.debug_srcinfo) }
.debug_sfnames 0 : { *(.debug_sfnames) }
  /* DWARF 1.1 and DWARF 2. */
  .debug_aranges 0 : { *(.debug_aranges) }
.debug_pubnames 0 : { *(.debug_pubnames) }
  /* DWARF 2. */
                  0 : { *(.debug_info .gnu.linkonce.wi.*) }
  .debug_info
  .debug_abbrev 0 : { *(.debug_abbrev) }
  .debug_line 0 : { *(.debug_line .debug_line.* .debug_line_end ) }
  .debug_frame 0 : { *(.debug_frame) }
  /* SGI/MIPS DWARF 2 extensions. */
  .debug_weaknames 0 : { *(.debug_weaknames) } .debug_funcnames 0 : { *(.debug_funcnames) }
  .debug_typenames 0 : { *(.debug_typenames) }
  .debug_varnames 0 : { *(.debug_varnames) }
  /* DWARF 3 */
  .debug_pubtypes 0 : { *(.debug_pubtypes) }
  .debug_ranges 0 : { *(.debug_ranges) }
/* DWARF Extension. */
                0 : { *(.debug_macro) }
  .debug_macro
  /DISCARD/ : { *(.note.GNU-stack) }
}
                                                                      begin */
/* Include peripherals memory map
/* INCLUDE msp430fr2433_symbols.ld */
/* This file supports MSP430FR2433 devices. */
/* Version: 1.211 */
/***********************************
  STATUS REGISTER BITS
  PERIPHERAL FILE MAP
**************************
                         = 0x0706);
PROVIDE(ADCLO_L
                         = 0x0707);
PROVIDE(ADCLO_H
PROVIDE(ADCHI
                         = 0x0708);
                         = 0x0708);
PROVIDE(ADCHI_L
PROVIDE(ADCHI H
                         = 0x0709);
PROVIDE(ADCMCTL0
                           = 0x070A);
```

```
* Backup Memory Module
* CRC Module
 *************************
PROVIDE(CRCDI = 0x01C0);

PROVIDE(CRCDI_L = 0x01C0);

PROVIDE(CRCDI_H = 0x01C1);

PROVIDE(CRCDIRB = 0x01C2);
```

```
PROVIDE(CRCDIRB_L = 0x01C2);
PROVIDE(CRCDIRB_H = 0x01C3);
PROVIDE(CRCINIRES = 0x01C4);
PROVIDE(CRCINIRES_L = 0x01C4);
PROVIDE(CRCINIRES_H = 0x01C5);
PROVIDE(CRCRESR = 0x01C6);
PROVIDE(CRCRESR_L = 0x01C6);
PROVIDE(CRCRESR_H = 0x01C7);
              * CLOCK SYSTEM CONTROL
 * FRAM Memory
* HARDWARE MULTIPLIER 32Bit
 PROVIDE(MPY = 0x04C0);
PROVIDE(MPY_L = 0x04C0);
PROVIDE(MPY_H = 0x04C1);
PROVIDE(MPYS = 0x04C2);
PROVIDE(MPYS_L = 0x04C2);
PROVIDE(MPYS_H = 0x04C3);
PROVIDE(MAC = 0x04C4);
PROVIDE(MAC_L = 0x04C4);
PROVIDE(MAC_H = 0x04C5);
PROVIDE(MACS_L = 0x04C6);
PROVIDE(MACS_L = 0x04C6);
PROVIDE(MACS_H = 0x04C6);
PROVIDE(MPYS_H = 0x04C7);
PROVIDE(OP2_L = 0x04C8);
PROVIDE(OP2_L = 0x04C8);
PROVIDE(RESLO_L = 0x04CA);
PROVIDE(RESLO_L = 0x04CA);
PROVIDE(RESLO_H = 0x04CC);
```

```
/***********************************
* PMM - Power Management System for FR2xx/FR4xx
PROVIDE(PMMCTL0 = 0 \times 0120);
```

```
* DIGITAL I/O Port1/2 Pull up / Pull down Resistors
PROVIDE(PAIN = 0x0200);
/**********
* DIGITAL I/O Port3 Pull up / Pull down Resistors
************************************
* Real-Time Clock (RTC) Counter
*****************
* SFR - Special Function Register Module
PROVIDE(SFRIE1 = 0x0100);
PROVIDE(SFRIE1_L
          = 0 \times 0100);
```

```
* SYS - System Module
* Timer0_A3
* Timer1_A3
PROVIDE(TA1CTL = 0x03C0);
PROVIDE(TA1CCTL0 = 0x03C2);
PROVIDE(TA1CCTL1 = 0x03C4);
PROVIDE(TA1CCTL2 = 0x03C6);
```

```
* Timer2_A2
 * Timer3_A2
 *******
PROVIDE(TA3CTL = 0x0440);
PROVIDE(TA3CTL0 = 0x0442);
PROVIDE(TA3CCTL1 = 0x0444);
PROVIDE(TA3CCTL1 = 0x0450);
PROVIDE(TA3CCR0 = 0x0452);
PROVIDE(TA3CCR1 = 0x0454);
PROVIDE(TA3IV = 0x046E);
PROVIDE(TA3EX0 = 0x0460);
 /*****************
************************************
* USCI A1
 PROVIDE(UCA1CTLW0 = 0x0520);
PROVIDE(UCA1CTLW0_L = 0x0520);
PROVIDE(UCA1CTLW0_H = 0x0521);
PROVIDE(UCA1CTLW1 = 0x0522);
PROVIDE(UCA1CTLW1_L = 0x0522);
PROVIDE(UCA1CTLW1_H = 0x0523);
PROVIDE(UCA1BRW = 0x0526);
PROVIDE(UCA1BRW_L = 0x0526);
```

```
* USCI B0
**************************************
```

```
* WATCHDOG TIMER A
= 0x01CC);
= 0x01CC);
= 0x01CD);
         = 0x01CC);
PROVIDE(WDTCTL
PROVIDE(WDTCTL_L
PROVIDE(WDTCTL_H
* TLV Descriptors
* Interrupt Vectors (offset from 0xFF80 + 0x10 for Password)
* End of Modules
/* Include peripherals memory map
```

end \*/