# JEDEC STANDARD

Addendum No. 1 to JESD209A -Low Power Double Data Rate (LPDDR) SDRAM, 1.2 V I/O

# **JESD209A-1**

(Addendum No. 1 to JESD209A, February 2009)

**March 2009** 

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



**NOTICE** 

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors

level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers

and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with

minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or

internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or

processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties

adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application,

principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC

standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the

address below, or call (703) 907-7559 or www.jedec.org

Published by

©JEDEC Solid State Technology Association 2009

3103 North 10th Street, Suite 240 South

Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the

copyright on this material. By downloading this file the individual agrees not to

charge for or resell the resulting material.

PRICE: Please refer to the current

Catalog of JEDEC Engineering Standards and Publications online at http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A.

All rights reserved

#### PLEASE!

#### DON'T VIOLATE THE LAW!

This document is copyrighted by the JEDEC Solid State technology Association and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 3103 North 10<sup>th</sup> Street, Suite 240 South Arlington, Virginia 22201 or call (703) 907-7559

## ADDENDUM NO. 1 TO JESD209A LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O

(From JEDEC Board Ballot JCB-08-77, formulated under the cognizance of the JC42.6 Subcommittee on low Power Memory.)

#### 1 Scope

This document defines the Low Power Double Data Rate (LPDDR) SDRAM 1.2 V I/O specification, including AC and DC operating conditions, extended mode register settings, and I-V characteristics.

The purpose of this Specification is to define the minimum set of requirements for JEDEC compliant 64 Mb through 2 Gb for x16 and x32 Low Power Double Data Rate SDRAM devices with 1.2 V I/O. System designs based on the required aspects of this specification will be supported by all LPDDR SDRAM vendors providing compliant devices.

This specification was created based on the LPDDR specification (JESD209A). Updates to this specification for 1.2 V I/O operation were considered and balloted. The accumulation of these ballots were then incorporated to prepare this LPDDR SDRAM specification addendum.

#### 1.1 Applicable Documents


1. JESD209A, Low Power Double Data Rate (LPDDR) SDRAM Standard

#### 2 Extended Mode Register

This Extended Mode Register definition for 1.2 V I/O replaces the Extended Mode Register in JESD209A when 1.2 V I/O operation is required.

Address bits A0-A2 specify PASR, A3-A4 the TCSR, A5-A7 the Drive Strength. A logic 0 should be programmed to all the undefined addresses bits to ensure future compatibility. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

The drive strength may be set to half (optional) or three-quarter strength via address bits A5, A6, and A7. The I-V curves for half drive strength (optional) and three quarter-strength drivers for 1.2 V I/O are included in this document, see Figure 2 and Figure 3.



NOTE 3 CSR feature is optional; temperatures specified for the TCSR feature are case temperatures.

NOTE 4 PASR feature is optional.

#### 3 AC/DC Operating Conditions

This section describes the updated AC/DC operating conditions required for 1.2 V I/O. Requirements in this section supercede the requirements in JESD209A when 1.2 V I/O operation is used.

Table 1 — Electrical Characteristics and AC/DC Operating Conditions 1.2V I/O

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNIT	NOTES
Supply Voltage	VDD	1.7	1.9	V	-
I/O Supply Voltage	VDDQ	1.14	1.30	V	-
Address and Command Inputs (A0 - An, BA	.0, BA1, CKE, C	CS, RAS, CAS,	WE)		
Input High Voltage	VIH	0.9 * VDDQ	VDDQ +0.2	V	-
Input Low Voltage	VIL	-0.2	0.1 * VDDQ	V	-
Clock Inputs (CK, CK)					
DC Input Voltage	VIN	-0.2	VDDQ +0.2	V	-
DC Input Differential Voltage	VID(DC)	0.4 * VDDQ	VDDQ +0.4	V	2
AC Input Differential Voltage	VID(AC)	0.6 * VDDQ	VDDQ +0.4	V	2
AC Differential Crosspoint Voltage	VIX	0.4 * VDDQ	0.6 * VDDQ	V	3
Data Inputs (DQ, DM, DQS)					
DC Input High Voltage	VIHD(DC)	0.8 * VDDQ	VDDQ +0.2	V	-
DC Input Low Voltage	VILD(DC)	-0.2	0.2 * VDDQ	V	-
AC Input High Voltage	VIHD(AC)	0.9 * VDDQ	VDDQ +0.2	V	-
AC Input Low Voltage	VILD(AC)	-0.2	0.1 * VDDQ	V	-
Data Outputs (DQ, DQS)					
DC Output High Voltage (IOH = -0.1mA)	VOH	0.9 * VDDQ	-	V	-
DC Output Low Voltage (IOL = 0.1mA)	VOL	-	0.1 * VDDQ	V	-

**NOTE** 1 All voltages referenced to VSS and VSSQ must be same potential.

NOTE 2 VID(DC) and VID(AC) are magnitude of the difference between the input level on CK and the input level on CBK.

NOTE 3 The value of VIX is expected to be 0.5\*VDDQ and must track variations in the DC level of the same.

#### 3 AC/DC Operating Conditions (cont'd)

#### 3.1 Driver Characteristics for 1.2 V I/O

LPDDR SDRAM output driver characteristics are defined for three-quarter drive strength and optional half drive strength operation as selected in the Extended Mode Register. Table 2 shows the data in a tabular format suitable for input into simulation tools. Figure 2 and Figure 3 show the driver strength characteristics graphically.

Table 2 — I-V Curves for Three-Quarters and Optional Half Drive Strength


	THREE-QUARTERS STRENGTH DRIVER				HALF STRENGTH DRIVER (optional)			
VOLTAGE [V]	PULL-DOWN CURRENT [mA]		PULL-UP CURRENT [mA]		PULL-DOWN CURRENT [mA]		PULL-UP CURRENT [mA]	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
0.10	1.96	9.38	-1.96	-9.38	1.27	6.15	-1.27	-6.15
0.20	3.92	12.97	-3.92	-12.97	2.55	8.42	-2.55	-8.42
0.30	5.88	15.87	-5.88	-15.87	3.82	10.15	-3.82	-10.15
0.40	7.84	18.33	-7.84	-18.33	5.09	11.60	-5.09	-11.60
0.50	9.80	20.34	-9.80	-20.34	6.36	13.25	-6.36	-13.25
0.60	11.10	22.63	-11.10	-22.63	7.20	14.67	-7.20	-14.67
0.70	11.10	25.03	-11.10	-25.03	7.20	15.91	-7.20	-15.91
0.80	11.10	27.14	-11.10	-27.14	7.20	17.38	-7.20	-17.38
0.90	11.10	29.91	-11.10	-29.91	7.20	18.99	-7.20	-18.99
1.00	11.10	32.18	-11.10	-32.18	7.20	20.60	-7.20	-20.60
1.10	11.10	34.95	-11.10	-34.95	7.20	22.21	-7.20	-22.21
1.20	11.10	37.78	-11.10	-37.78	7.20	23.82	-7.20	-23.82
1.30		40.58		-40.58		25.53		-25.53

NOTE 1 Based on nominal impedance of 37 Ohms (three-quarters) and 55 Ohms (half: optional) at  $V_{DDQ}/2$ 

NOTE 2 The full variation in driver current from minimum to maximum due to process, temperature and voltage will lie within the outer bounding lines of the I-V curve.

# 3 AC/DC Operating Conditions (cont'd)

Figure 2 — I-V Curves for Three-Quarter Drive Strength



## 3 AC/DC Operating Conditions (cont'd)

Figure 3 — I-V Curves for Half Drive Strength (Optional)

