



MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2)

Version 1.00 – 29 November 2005

MIPI Board Approved 29-Nov-2005

Further technical changes to CSI are expected as work continues in the Camera Working Group

1 NOTICE OF DISCLAIMER

2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
3 by any of the authors or developers of this material or MIPI. The material contained herein is provided on
4 an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS
5 AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
6 other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
7 any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
8 accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
9 negligence.

10 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
11 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
12 TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
13 AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
14 MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE
15 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
16 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
17 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR
18 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
19 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
20 DAMAGES.

21 Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
22 further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
23 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
24 and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
25 with the contents of this Document. The use or implementation of the contents of this Document may
26 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,
27 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
28 does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
29 IPR or claims of IPR as respects the contents of this Document or otherwise.

30 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

31 MIPI Alliance, Inc.
32 c/o IEEE-ISTO
33 445 Hoes Lane
34 Piscataway, NJ 08854
35 Attn: Board Secretary

36 Contents

37	Version 1.00 – 29 November 2005.....	i
38	1 Overview	6
39	1.1 Scope	6
40	1.2 Purpose	6
41	2 Terminology	7
42	2.1 Definitions	7
43	2.2 Abbreviations	7
44	2.3 Acronyms	8
45	3 References	10
46	4 Overview of CSI-2	11
47	5 CSI-2 Layer Definitions	12
48	6 Camera Control Interface (CCI).....	14
49	6.1 Data Transfer Protocol.....	14
50	6.2 CCI Slave Addresses	18
51	6.3 CCI Multi-Byte Registers	18
52	6.4 Electrical Specifications and Timing for I/O Stages.....	25
53	7 Physical Layer	29
54	8 Multi-Lane Distribution and Merging	30
55	8.1 Multi-Lane Interoperability	34
56	9 Low Level Protocol	37
57	9.1 Low Level Protocol Packet Format	37
58	9.2 Data Identifier (DI).....	39
59	9.3 Virtual Channel Identifier.....	40
60	9.4 Data Type (DT)	41
61	9.5 Packet Header Error Correction Code	42
62	9.6 Checksum Generation.....	48

63	9.7	Packet Spacing.....	50
64	9.8	Synchronization Short Packet Data Type Codes	51
65	9.9	Generic Short Packet Data Type Codes.....	52
66	9.10	Packet Spacing Examples	53
67	9.11	Packet Data Payload Size Rules	56
68	9.12	Frame Format Examples.....	56
69	9.13	Data Interleaving	59
70	10	Color Spaces.....	65
71	10.1	RGB Color Space Definition.....	65
72	10.2	YUV Color Space Definition.....	65
73	11	Data Formats	66
74	11.1	Generic 8-bit Long Packet Data Types.....	67
75	11.2	YUV Image Data	68
76	11.3	RGB Image Data	78
77	11.4	RAW Image Data	83
78	11.5	User Defined Data Formats	90
79	12	Recommended Memory Storage	93
80	12.1	General/Arbitrary Data Reception.....	93
81	12.2	RGB888 Data Reception	93
82	12.3	RGB666 Data Reception	94
83	12.4	RGB565 Data Reception	95
84	12.5	RGB555 Data Reception	95
85	12.6	RGB444 Data Reception	95
86	12.7	YUV422 8-bit Data Reception	96
87	12.8	YUV422 10-bit Data Reception	96
88	12.9	YUV420 8-bit (Legacy) Data Reception.....	97
89	12.10	YUV420 8-bit Data Reception	98
90	12.11	YUV420 10-bit Data Reception	99

91	12.12	RAW6 Data Reception	101
92	12.13	RAW7 Data Reception	101
93	12.14	RAW8 Data Reception	101
94	12.15	RAW10 Data Reception	102
95	12.16	RAW12 Data Reception	102
96	12.17	RAW14 Data Reception	103
97	Annex A (informative)	JPEG8 Data Format	104
98	Annex B (informative)	CSI-2 Implementation Example.....	110
99	Annex C (informative)	CSI-2 Recommended Receiver Error Behavior	119
100	Annex D (informative)	CSI-2 Sleep Mode.....	123

MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2)

1 Overview

1.1 Scope

The Camera Serial Interface 2 specification defines an interface between a peripheral device (camera) and a host processor (baseband, application engine). The purpose of this document is to specify a standard interface between a camera and a host processor for mobile applications.

A host processor in this document means the hardware and software that performs essential core functions for telecommunication or application tasks. The engine of a mobile terminal includes hardware and the functions, which enable the basic operation of the mobile terminal. These include, for example, the printed circuit boards, RF components, basic electronics, and basic software, such as the digital signal processing software.

1.2 Purpose

Demand for increasingly higher image resolutions is pushing the bandwidth capacity of existing host processor-to-camera sensor interfaces. Common parallel interfaces are difficult to expand, require many interconnects and consume relatively large amounts of power. Emerging serial interfaces address many of the shortcomings of parallel interfaces while introducing their own problems. Incompatible, proprietary interfaces prevent devices from different manufacturers from working together. This can raise system costs and reduce system reliability by requiring “hacks” to force the devices to interoperate. The lack of a clear industry standard can slow innovation and inhibit new product market entry.

CSI-2 provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective interface that supports a wide range of imaging solutions for mobile devices.

2 Terminology

The MIPI Alliance has adopted Section 13.1 of the IEEE Standards Style Manual, which dictates use of the words “shall”, “should”, “may”, and “can” in the development of documentation, as follows:

The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (*shall* equals *is required to*).

The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.

The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.

The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).

The word *may* is used to indicate a course of action permissible within the limits of the standard (*may* equals *is permitted*).

The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).

All sections are normative, unless they are explicitly indicated to be informative.

2.1 Definitions

Lane: A differential conductor pair, used for data transmission. For CSI-2 a data Lane is unidirectional.

Packet: A group of two or more bytes organized in a specified way to transfer data across the interface. All packets have a minimum specified set of components. The byte is the fundamental unit of data from which packets are made.

Payload: Application data only – with all sync, header, ECC and checksum and other protocol-related information removed. This is the “core” of transmissions between application processor and peripheral.

Sleep Mode: Sleep mode (SLM) is a leakage level only power consumption mode.

Transmission: The time during which high-speed serial data is actively traversing the bus. A transmission is comprised of one or more packets. A transmission is bounded by SoT (Start of Transmission) and EoT (End of Transmission) at beginning and end, respectively.

Virtual Channel: Multiple independent data streams for up to four peripherals are supported by this specification. The data stream for each peripheral is a Virtual Channel. These data streams may be interleaved and sent as sequential packets, with each packet dedicated to a particular peripheral or channel. Packet protocol includes information that links each packet to its intended peripheral.

2.2 Abbreviations

e.g. For example

2.3 Acronyms

158	BER	Bit Error Rate
159	CIL	Control and Interface Logic
160	CRC	Cyclic Redundancy Check
161	CSI	Camera Serial Interface
162	CSPS	Chroma Sample Pixel Shifted
163	DDR	Dual Data Rate
164	DI	Data Identifier
165	DT	Data Type
166	ECC	Error Correction Code
167	EoT	End of Transmission
168	EXIF	Exchangeable Image File Format
169	FE	Frame End
170	FS	Frame Start
171	HS	High Speed; identifier for operation mode
172	HS-RX	High-Speed Receiver (Low-Swing Differential)
173	HS-TX	High-Speed Transmitter (Low-Swing Differential)
174	I2C	Inter-Integrated Circuit
175	JFIF	JPEG File Interchange Format
176	JPEG	Joint Photographic Expert Group
177	LE	Line End
178	LLP	Low Level Protocol
179	LS	Line Start
180	LSB	Least Significant Bit
181	LP	Low-Power; identifier for operation mode
182	LP-RX	Low-Power Receiver (Large-Swing Single Ended)
183	LP-TX	Low-Power Transmitter (Large-Swing Single Ended)
184	MIPI	Mobile Industry Processor Interface
185		

186	MSB	Most Significant Bit
187	PF	Packet Footer
188	PH	Packet Header
189	PI	Packet Identifier
190	PT	Packet Type
191	PHY	Physical Layer
192	PPI	PHY Protocol Interface
193	RGB	Color representation (Red, Green, Blue)
194	RX	Receiver
195	SCL	Serial Clock (for CCI)
196	SDA	Serial Data (for CCI)
197	SLM	Sleep Mode
198	SoT	Start of Transmission
199	TX	Transmitter
200	ULPM	Ultra Low Power Mode
201	VGA	Video Graphics Array
202	YUV	Color representation (Y for luminance, U & V for chrominance)

203 **3 References**

204 [1] I2C standard (v2.1 January 2000). Philips Semiconductor

205 [2] Draft MIPI Alliance Standard for D-PHY, version 0.58, July 2005

4 Overview of CSI-2

The CSI-2 specification defines standard data transmission and control interfaces between transmitter and receiver. Data transmission interface (referred as CSI-2) is unidirectional differential serial interface with data and clock signals; the physical layer of this interface is the *MIPI Alliance Standard for D-PHY* [2]. Figure 1 illustrates connections between CSI-2 transmitter and receiver, which typically are a camera module and a receiver module, part of the mobile phone engine.

The control interface (referred as CCI) is a bi-directional control interface compatible with I2C standard.





Figure 1 CSI-2 and CCI Transmitter and Receiver Interface

215 5 CSI-2 Layer Definitions



216
217 **Figure 2 CSI-2 Layer Definitions**

218 Figure 2 defines the conceptual layer structure used in CSI-2. The layers can be characterized as follows:

- 219 • **PHY Layer.** The PHY Layer specifies the transmission medium (electrical conductors), the
220 input/output circuitry and the clocking mechanism that captures “ones” and “zeroes” from the
221 serial bit stream. This part of the specification documents the characteristics of the transmission
222 medium, electrical parameters for signaling and the timing relationship between clock and data
223 Lanes.

224 The mechanism for signaling Start of Transmission (SoT) and End of Transmission (EoT) is
225 specified as well as other “out of band” information that can be conveyed between transmitting
226 and receiving PHYs. Bit-level and byte-level synchronization mechanisms are included as part of
227 the PHY.

The PHY layer is described in *MIPI Alliance Standard for D-PHY* [2].

- **Protocol Layer.** The Protocol layer is composed of several layers, each with distinct responsibilities. The CSI-2 protocol enables multiple data streams using a single interface on the host processor. The Protocol layer specifies how multiple data streams may be tagged and interleaved so each data stream can be properly reconstructed.
 - **Pixel/Byte Packing/Unpacking Layer.** The CSI-2 supports image applications with varying pixel formats from six to twenty-four bits per pixels. In the transmitter this layer packs pixels from the Application layer into bytes before sending the data to the Low Level Protocol layer. In the receiver this layer unpacks bytes from the Low Level Protocol layer into pixels before sending the data to the Application layer. Eight bits per pixel data is transferred unchanged by this layer.
 - **Low Level Protocol.** The Low Level Protocol (LLP) includes the means of establishing bit-level and byte-level synchronization for serial data transferred between SoT (Start of Transmission) and EoT (End of Transmission) events and for passing data to the next layer. The minimum data granularity of the LLP is one byte. The LLP also includes assignment of bit-value interpretation within the byte, i.e. the “Endian” assignment.
 - **Lane Management.** CSI-2 is Lane-scalable for increased performance. The number of data Lanes may be one, two, three or four depending on the bandwidth requirements of the application. The transmitting side of the interface distributes (“distributor” function) the outgoing data stream to one or more Lanes. On the receiving side, the interface collects bytes from the Lanes and merges (“merger” function) them together into a recombined data stream that restores the original stream sequence.
- Data within the Protocol layer is organized as packets. The transmitting side of the interface appends header and optional error-checking information on to data to be transmitted at the Low Level Protocol layer. On the receiving side, the header is stripped off at the Low Level Protocol layer and interpreted by corresponding logic in the receiver. Error-checking information may be used to test the integrity of incoming data.
- **Application Layer.** This layer describes higher-level encoding and interpretation of data contained in the data stream. The CSI-2 specification describes the mapping of pixel values to bytes.

The normative sections of the specification only relate to the external part of the Link, e.g. the data and bit patterns that are transferred across the Link. All internal interfaces and layers are purely informative.

6 Camera Control Interface (CCI)

CCI is a two-wire, bi-directional, half duplex, serial interface for controlling the transmitter. CCI is compatible with the fast mode variant of the I2C interface. CCI shall support 400kHz operation and 7-bit Slave Addressing.

A CSI-2 receiver shall be configured as a master and a CSI-2 transmitter shall be configured as a slave on the CCI bus. CCI is capable of handling multiple slaves on the bus. However, multi-master mode is not supported by CCI. Any I2C commands that are not described in this section shall be ignored and shall not cause unintended device operation. Note that the terms master and slave, when referring to CCI, should not be confused with similar terminology used for D-PHY's operation; they are not related.

Typically, there is a dedicated CCI interface between the transmitter and the receiver.

CCI is a subset of the I2C protocol, including the minimum combination of obligatory features for I2C slave devices specified in the I2C specification. Therefore, transmitters complying with the CCI specification can also be connected to the system I2C bus. However, care must be taken so that I2C masters do not try to utilize those I2C features that are not supported by CCI masters and CCI slaves

Each CCI transmitter may have additional features to support I2C, but that is dependent on implementation. Further details can be found on a particular device's data sheet.

This specification does not attempt to define the contents of control messages sent by the CCI master. As such, it is the responsibility of the CSI-2 implementer to define a set of control messages and corresponding frame timing and I2C latency requirements, if any, that must be met by the CCI master when sending such control messages to the CCI slave.

The CCI defines an additional data protocol layer on top of I2C. The data protocol is presented in the following sections.

6.1 Data Transfer Protocol

The data transfer protocol is according to I2C standard. The START, REPEATED START and STOP conditions as well as data transfer protocol are specified in the I2C specification [1].


6.1.1 Message Type

A basic CCI message consists of START condition, slave address with read/write bit, acknowledge from slave, sub address (index) for pointing at a register inside the slave device, acknowledge signal from slave, in write operation data byte from master, acknowledge/negative acknowledge from slave and STOP condition. In read operation data byte comes from slave and acknowledge/negative acknowledge from master. This is illustrated in Figure 3.

The slave address in the CCI is 7-bit.

The CCI supports 8-bit index with 8-bit data or 16-bit index with 8-bit data. The slave device in question defines what the message type to be used is.

Message type with 8-bit index and 8-bit data (7-bit address)



Message type with 16-bit index and 8-bit data (7-bit address)





Figure 3 CCI Message Types

6.1.2 Read/Write Operations

The CCI compatible device shall be able to support four different read operations and two different write operations; single read from random location, sequential read from random location, single read from current location, sequential read from current location, single write to random location and sequential write starting from random location. The read/write operations are presented in the following sections.

The index in the slave device has to be auto incremented after each read/write operation. This is also explained in the following sections.

6.1.2.1 Single Read from Random Location

In single read from random location the master does a dummy write operation to desired index, issues a repeated start condition and then addresses the slave again with read operation. After acknowledging its slave address, the slave starts to output data onto SDA line. This is illustrated in Figure 4. The master terminates the read operation by setting a negative acknowledge and stop condition.




Figure 4 CCI Single Read from Random Location

6.1.2.2 Single Read from the Current Location

It is also possible to read from last used index by addressing the slave with read operation. The slave responds by setting the data from last used index to SDA line. This is illustrated in Figure 5. The master terminates the read operation by setting a negative acknowledge and stop condition.




Figure 5 CCI Single Read from Current Location

6.1.2.3 Sequential Read Starting from a Random Location

The sequential read starting from a random location is illustrated in Figure 6. The master does a dummy write to the desired index, issues a repeated start condition after an acknowledge from the slave and then addresses the slave again with a read operation. If a master issues an acknowledge after received data it acts as a signal to the slave that the read operation continues from the next index. When the master has read the last data byte it issues a negative acknowledge and stop condition.




Figure 6 CCI Sequential Read Starting from a Random Location

6.1.2.4 Sequential Read Starting from the Current Location

A sequential read starting from the current location is similar to a sequential read from a random location. The only exception is there is no dummy write operation. The command sequence is illustrated in Figure 7. The master terminates the read operation by issuing a negative acknowledge and stop condition.




Figure 7 CCI Sequential Read Starting from the Current Location

6.1.2.5 Single Write to a Random Location

A write operation to a random location is illustrated in Figure 8. The master issues a write operation to the slave then issues the index and data after the slave has acknowledged the write operation. The write operation is terminated with a stop condition from the master.




Figure 8 CCI Single Write to a Random Location

6.1.2.6 Sequential Write

The sequential write operation is illustrated in Figure 9. The slave auto-increments the index after each data byte is received. The sequential write operation is terminated with a stop condition from the master.




Figure 9 CCI Sequential Write Starting from a Random Location

6.2 CCI Slave Addresses

For camera modules having only raw Bayer output the 7-bit slave address should be 011011Xb, where X = 0 or 1. For all other camera modules the 7-bit slave address should be 011110Xb.

6.3 CCI Multi-Byte Registers

6.3.1 Overview

Peripherals contain a wide range of different register widths for various control and setup purposes. The CSI-2 specification supports the following register widths:

- 8-bit – generic setup registers
- 16-bit – parameters like line-length, frame-length and exposure values
- 32-bit – high precision setup values
- 64-bit – for needs of future sensors

In general, the byte oriented access protocols described in the sections above provide an efficient means to access multi-byte registers. However, the registers should reside in a byte-oriented address space, and the address of a multi-byte register should be the address of its first byte. Thus, addresses of contiguous multi-byte registers will not be contiguous. For example, a 32-bit register with its first byte at address 0x8000 can be read by means of a sequential read of four bytes, starting at random address 0x8000. If there is an additional 4-byte register with its first byte at 0x8004, it could then be accessed using a four-byte Sequential Read from the Current Location protocol.

The motivation for a general multi-byte protocol rather than fixing the registers at 16-bits width is flexibility. The protocol to be described below provides a way of transferring 16-bit, 32-bit or 64-bit values over a 16-bit index, 8-bit data, two-wire serial link while ensuring that the bytes of data transferred for a multi-byte register value are always consistent (temporally coherent).

Using this protocol a single CCI message can contain one, two or all of the different register widths used within a device.

The MS byte of a multi-byte register shall be located at the lowest address and the LS byte at the highest address.

The address of the first byte of a multi-byte register may, or may not be, aligned to the size of the register; i.e., a multiple of the number of register bytes. The register alignment is an implementation choice between processing optimized and bandwidth optimized organizations. There are no restrictions on the number or mix of multi-byte registers within the available 64K by 8-bit index space, with the exception that rules for the valid locations for the MS bytes and LS bytes of registers are followed.

Partial access to multi-byte registers is not allowed. A multi-byte register shall only be accessed by a single sequential message. When a multi-byte register is accessed, its first byte is accessed first, its second byte is accessed second, etc.

When a multi-byte register is accessed, the following re-timing rules must be followed:

- For a Write operation, the updating of the register shall be deferred to a time when the last bit of the last byte has been received
- For a Read operation, the value read shall reflect the status of all bytes at the time that the first bit of the first byte has been read

Section 6.3.3 describes example behavior for the re-timing of multi-byte register accesses.

Without re-timing data may be corrupted as illustrated in Figure 10 and Figure 11 below.




Figure 10 Corruption of a 32-bit Wide Register During a Read Message




Figure 11 Corruption of a 32-bit Wide Register During a Write Message

6.3.2 The Transmission Byte Order for Multi-byte Register Values

This is a normative section.

The first byte of a CCI message is always the MS byte of a multi-byte register and the last byte is always the LS byte.




Figure 12 Example 16-bit Register Write




Figure 13 Example 32-bit Register Write (address not shown)




Figure 14 Example 64-bit Register Write (address not shown)

6.3.3 Multi-Byte Register Protocol

This is an informative section.

Each device may have both single and multi-byte registers. Internally a device must understand what addresses correspond to the different register widths.

6.3.3.1 Reading Multi-byte Registers

To ensure that the value read from a multi-byte register is consistent, i.e. all bytes are temporally coherent, the device internally transfers the contents of the register into a temporary buffer when the MS byte of the register is read. The contents of the temporary buffer are then output as a sequence of bytes on the SDA line. Figure 15 and Figure 16 illustrate multi-byte register read operations.

The temporary buffer is always updated unless the read operation is incremental within the same multi-byte register.




Figure 15 Example 16-bit Register Read


In this definition there is no distinction made between whether the register is accessed incrementally via separate, single byte read messages with no intervening data writes or via a single multi-location read message. This protocol purely relates to the behavior of the index value.

Examples of when the temporary buffer is updated are as follows:

- The MS byte of a register is accessed
- The index has crossed a multi-byte register boundary
- Successive single byte reads from the same index location
- The index value for the byte about to be read is the same or less than the previous index

Unless the contents of a multi-byte register are accessed in an incremental manner the values read back are not guaranteed to be consistent.

419 The contents of the temporary buffer are reset to zero by START and STOP conditions.



420

421

Figure 16 Example 32-bit Register Read

422 **6.3.3.2 Writing Multi-byte Registers**

423 To ensure that the value written is consistent, the bytes of data of a multi-byte register are written into a
424 temporary buffer. Only after the LS byte of the register is written is the full multi-byte value transferred
425 into the internal register location. Figure 17 and Figure 18 illustrate multi-byte register write operations.

426 CCI messages that only write to the LS or MS byte of a multi-byte register are not allowed. Single byte
427 writes to a multi-byte register addresses may cause undesirable behavior in the device.




Figure 17 Example 16-bit Register Write




Figure 18 Example 32-bit Register Write

6.4 Electrical Specifications and Timing for I/O Stages

The electrical specification and timing for I/O stages conform to the I2C standard for Standard- and Fast-mode devices. Information presented in Table 1 and is taken from the I2C standard [1].

Table 1 CCI I/O Characteristics

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min.	Max.	Min.	Max.	
LOW level input voltage	V _{IL}	-0.5	0.3V _{DD}	-0.5	0.3 V _{DD}	V
HIGH level input voltage	V _{IH}	0.7V _{DD}	Note 1	0.7V _{DD}	Note 1	V

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min.	Max.	Min.	Max.	
Hysteresis of Schmitt trigger inputs						
$V_{DD} > 2V$	V_{HYS}	N/A	N/A	$0.05V_{DD}$	-	V
$V_{DD} < 2V$		N/A	N/A	$0.1V_{DD}$	-	
LOW level output voltage (open drain) at 3mA sink current						
$V_{DD} > 2V$	V_{OL1}	0	0.4	0	0.4	V
$V_{DD} < 2V$	V_{OL3}	N/A	N/A	0	$0.2V_{DD}$	
HIGH level output voltage	V_{OH}	N/A	N/A	$0.8V_{DD}$		V
Output fall time from V_{IHmin} to V_{ILmax} with bus capacitance from 10 pF to 400 pF	t_{OF}	-	250	$20+0.1C_B$ Note 2	250	ns
Pulse width of spikes which shall be suppressed by the input filter	t_{SP}	N/A	N/A	0	50	ns
Input current each I/O pin with an input voltage between 0.1 V_{DD} and 0.9 V_{DD}	I_I	-10	10	-10 Note 3	10 Note 3	μA
Input/Output capacitance (SDA)	$C_{I/O}$	-	8	-	8	pF
Input capacitance (SCL)	C_I	-	6	-	6	pF

437 Note 1 Maximum $V_{IH} = V_{DDmax} + 0.5V$

438 Note 2 C_B = capacitance of one bus line in pF

439 Note 3 I/O pins of Fast-mode devices shall not obstruct the SDA and SCL line if V_{DD} is switched off

440

Table 2 CCI Timing Specification

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f_{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	$t_{HD:STA}$	0.4	-	0.6	-	μs

LOW period of the SCL clock	t_{LOW}	4.7	-	1.3	-	μs
HIGH period of the SCL clock	t_{HIGH}	4.0	-	0.6	-	μs
Setup time for a repeated START condition	$t_{\text{SU;STA}}$	4.7	-	0.6	-	μs
Data hold time	$t_{\text{HD;DAT}}$	0 Note 2	3.45 Note 3	0 Note 2	0.9 Note 3	μs
Data set-up time	$t_{\text{SU;DAT}}$	250	-	100 Note 4	-	ns
Rise time of both SDA and SCL signals	t_{R}	-	1000	$20+0.1C_{\text{B}}$ Note 5	300	ns
Fall time of both SDA and SCL signals	t_{F}	-	300	$20+0.1C_{\text{B}}$ Note 5	300	ns
Set-up time for STOP condition	$t_{\text{SU;STO}}$	4.0	-	0.6	-	μs
Bus free time between a STOP and START condition	t_{BUF}	4.7	-	1.3	-	μs
Capacitive load for each bus line	C_{B}	-	400	-	400	pF
Noise margin at the LOW level for each connected device (including hysteresis)	V_{nL}	$0.1V_{\text{DD}}$	-	$0.1V_{\text{DD}}$	-	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V_{nH}	$0.2V_{\text{DD}}$	-	$0.2V_{\text{DD}}$	-	V

441 Note 1 All values referred to $V_{\text{IHmin}} = 0.9 V_{\text{DD}}$ and $V_{\text{ILmax}} = 0.1 V_{\text{DD}}$

442 Note 2 A device shall internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of
443 the SCL signal) to bridge the undefined region of the falling edge of SCL

444 Note 3 The maximum $t_{\text{HD;DAT}}$ has only to be met if the device does not the LOW period (t_{LOW}) of the SCL signal

445 Note 4 A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{\text{SU;DAT}} \geq$
446 250 ns shall be then met. This will be automatically the case if the device does not stretch the LOW period of the SCL
447 signal. If such device does stretch the low period of SCL signal, it shall output the next data bit to the SDA line $t_{\text{rMAX}} +$
448 $t_{\text{SU;DAT}} = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C bus specification) before the SCL line is released.

449 Note 5 C_{B} = total capacitance of one bus line in pF.

450 The CCI timing is illustrated in Figure 19.




Figure 19 CCI Timing

7 Physical Layer

The CSI-2 uses the *MIPI Alliance Standard for D-PHY* [2] physical layer.

The physical layer for a CSI-2 implementation is composed of between one and four unidirectional data Lanes and one clock Lane. All CSI-2 transmitters and receivers shall support continuous clock behavior on the Clock Lane, and optionally may support non-continuous clock behavior.

For continuous clock behavior the Clock Lane remains in high-speed mode generating active clock signals between the transmission of data packets.

For non-continuous clock behavior the Clock Lane enters the LP-11 state between the transmission of data packets.

The minimum physical layer requirement for a CSI-2 transmitter is

- Data Lane Module: Unidirectional master, HS-TX, LP-TX and a CIL-MUYN function
- Clock Lane Module: Unidirectional master, HS-TX, LP-TX and a CIL-MCNN function

The minimum physical layer requirement for a CSI-2 receiver is

- Data Lane Module: Unidirectional slave, HS-RX, LP-RX, and a CIL-SUYN function
- Clock Lane Module: Unidirectional slave, HS-RX, LP-RX, and a CIL-SCNN function

All CSI-2 implementations shall support forward escape ULPM on all Data Lanes.

8 Multi-Lane Distribution and Merging

CSI-2 is a Lane-scalable specification. Applications requiring more bandwidth than that provided by one data Lane, or those trying to avoid high clock rates, can expand the data path to two, three, or four Lanes wide and obtain approximately linear increases in peak bus bandwidth. The mapping between data at higher layers and the serial bit stream is explicitly defined to ensure compatibility between host processors and peripherals that make use of multiple data Lanes.

Conceptually, between the PHY and higher functional layers is a layer that handles multi-Lane configurations. In the transmitter, the layer distributes a sequence of packet bytes across N Lanes, where each Lane is an independent unit of physical-layer logic (serializers, etc.) and transmission circuitry. In the receiver, it collects incoming bytes from N Lanes and consolidates (merges) them into complete packets to pass into the packet decomposer.




Figure 20 Conceptual Overview of the Lane Distributor Function




Figure 21 Conceptual Overview of the Lane Merging Function

The Lane distributor takes a transmission of arbitrary byte length, buffers up N bytes (where N = number of Lanes), and then sends groups of N bytes in parallel across N Lanes. Before sending data, all Lanes perform the SoT sequence in parallel to indicate to their corresponding receiving units that the first byte of a packet is beginning. After SoT, the Lanes send groups of successive bytes from the first packet in parallel, following a round-robin process.

Examples:

- 2-Lane system (Figure 22): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 1, byte 3 goes to Lane 2, byte 4 goes to Lane 1 and so on.
- 3-Lane system (Figure 23): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 3, byte 3 goes to Lane 1, byte 4 goes to Lane 2 and so on.
- 4-Lane system (Figure 24): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 3, byte 3 goes to Lane 4, byte 4 goes to Lane 1 and so on

At the end of the transmission, there may be “extra” bytes since the total byte count may not be an integer multiple of the number of Lanes, N. One or more Lanes may send their last bytes before the others. The


499 Lane distributor, as it buffers up the final set of less-than-N bytes in parallel for sending to N data Lanes,
 500 de-asserts its “valid data” signal into all Lanes for which there is no further data.

501 Each D-PHY data Lane operates autonomously.


502 Although multiple Lanes all start simultaneously with parallel “start packet” codes, they may complete the
 503 transaction at different times, sending “end packet” codes one cycle (byte) apart.

504 The N PHYs on the receiving end of the link collect bytes in parallel, and feed them into the Lane-merging
 505 layer. This reconstitutes the original sequence of bytes in the transmission, which can then be partitioned
 506 into individual packets for the packet decoder layer.

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:



KEY:


LPS – Low Power State

SoT – Start of Transmission


EoT – End of Transmission

Figure 22 Two Lane Multi-Lane Example


Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 1):



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 2):



KEY:

LPS – Low Power State


SoT – Start of Transmission

EoT – End of Transmission


510

Figure 23 Three Lane Multi-Lane Example

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:



KEY:

LPS – Low Power State

SoT – Start of Transmission

EoT – End of Transmission

511

512

Figure 24 Four Lane Multi-Lane Example

513

8.1 Multi-Lane Interoperability

514

The Lane distribution and merging layers shall be reconfigurable via the Camera Control Interface when more than one data Lane is used.

515

An "N" data Lane receiver shall be connected with an "M" data Lane transmitter, by CCI configuration of the Lane distribution and merging layers within the CSI-2 transmitter and receiver when more than one data Lane is used. Thus, a receiver with four data Lanes shall work with transmitters with one, two, three or four data Lanes. Likewise, a transmitter with four data Lanes shall work with receivers with four or fewer data Lanes. Transmitter Lanes 1 to M shall be connected to the receiver Lanes 1 to M.

Two cases:

- If $M \leq N$ then there is no loss of performance – the receiver has sufficient data Lanes to match the transmitter (Figure 25 and Figure 26).
- If $M > N$ then there may be a loss of performance (e.g. frame rate) as the receiver has fewer data Lanes than the transmitter (Figure 27 and Figure 28).




Figure 25 One Lane Transmitter and Four Lane Receiver Example




Figure 26 Two Lane Transmitter and Four Lane Receiver Example




Figure 27 Four Lane Transmitter and One Lane Receiver Example




Figure 28 Four Lane Transmitter and Two Lane Receiver Example

9 Low Level Protocol

The Low Level Protocol (LLP) is a byte orientated, packet based protocol that supports the transport of arbitrary data using Short and Long packet formats. For simplicity, all examples in this section are single Lane configurations.

Low Level Protocol Features:

- Transport of arbitrary data (Payload independent)
- 8-bit word size
- Support for up to four interleaved virtual channels on the same link
- Special packets for frame start, frame end, line start and line end information
- Descriptor for the type, pixel depth and format of the Application Specific Payload data
- 16-bit Checksum Code for error detection.

DATA:




Figure 29 Low Level Protocol Packet Overview

9.1 Low Level Protocol Packet Format

Two packet structures are defined for low-level protocol communication: Long packets and Short packets. For each packet structure exit from the low power state followed by the Start of Transmission (SoT) sequence indicates the start of the packet. The End of Transmission (EoT) sequence followed by the low power state indicates the end of the packet.

9.1.1 Low Level Protocol Long Packet Format

Figure 30 shows the structure of the Low Level Protocol Long Packet. A Long Packet shall be identified by Data Types 0x10 to 0x37. See Table 3 for a description of the Data Types. A Long Packet shall consist of three elements: a 32-bit Packet Header (PH), an application specific Data Payload with a variable number of 8-bit data words and a 16-bit Packet Footer (PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count field and an 8-bit ECC. The Packet footer has one element, a 16-bit checksum. See sections 9.2 through 9.5 for further descriptions of the packet elements.




Figure 30 Long Packet Structure

The Data Identifier defines the Virtual Channel for the data and the Data Type for the application specific payload data.

The Word Count defines the number of 8-bit data words in the Data Payload between the end of the Packet Header and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the Word Count.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the packet header. This includes both the data identifier value and the word count value.

After the end of the Packet Header the receiver reads the next Word Count * 8-bit data words of the Data Payload. While reading the Data Payload the receiver shall not look for any embedded sync codes. Therefore, there are no limitations on the value of a data word.

Once the receiver has read the Data Payload it reads the checksum in the Packet Footer. In the generic case, the length of the Data Payload shall be a multiple of 8-bit data words. In addition, each data format may impose additional restrictions on the length of the payload data, e.g. multiple of four bytes.

Each byte shall be transmitted least significant bit first. Payload data may be transmitted in any byte order restricted only by data format requirements. Multi-byte elements such as Word Count, Checksum and the Short packet 16-bit Data Field shall be transmitted least significant byte first.

After the EoT sequence the receiver begins looking for the next SoT sequence.


9.1.2 Low Level Protocol Short Packet Format

Figure 31 shows the structure of the Low Level Protocol Short Packet. A Short Packet shall be identified by Data Types 0x00 to 0x0F. See Table 3 for a description of the Data Types. A Short Packet shall contain only a Packet Header; a Packet Footer shall not be present. The Word Count field in the Packet Header shall be replaced by a Short Packet Data Field.

For Frame Synchronization Data Types the Short Packet Data Field shall be the frame number. For Line Synchronization Data Types the Short Packet Data Field shall be the line number. See Table 6 for a description of the Frame and Line synchronization Data Types.

For Generic Short Packet Data Types the content of the Short Packet Data Field shall be user defined.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the Short Packet.



32-bit SHORT PACKET (SH)

Data Type (DT) = 0x00 – 0x0F

Figure 31 Short Packet Structure

9.2 Data Identifier (DI)

The Data Identifier byte contains the Virtual Channel Identifier (VC) value and the Data Type (DT) value as illustrated in Figure 32. The Virtual Channel Identifier is contained in the two MS bits of the Data Identifier Byte. The Data Type value is contained in the six LS bits of the Data Identifier Byte.




Figure 32 Data Identifier Byte

9.3 Virtual Channel Identifier

The purpose of the Virtual Channel Identifier is to provide separate channels for different data flows that are interleaved in the data stream.

The Virtual channel identifier number is in the top two bits of the Data Identifier Byte. The Receiver will monitor the virtual channel identifier and de-multiplex the interleaved video streams to their appropriate channel. A maximum of four data streams is supported; valid channel identifiers are 0 to 3. The virtual channel identifiers in the peripherals should be programmable to allow the host processor to control how the data streams are de-multiplexed. The principle of logical channels is presented in the Figure 33.




Figure 33 Logical Channel Block Diagram (Receiver)

Figure 34 illustrates an example of data streams utilizing virtual channel support.




Figure 34 Interleaved Video Data Streams Examples

9.4 Data Type (DT)

The data type value specifies the format and content of the payload data. A maximum of sixty-four data types are supported.

There are eight different data type classes as shown in Table 3. Within each class there are up to eight different data type definitions. The first two classes denote short packet data types. The remaining six classes denote long packet data types.

For details on the short packet data type classes please refer to section 9.8.

For details on the five long packet data type classes please refer to section 11.

Table 3 Data Type Classes

Data Type	Description
0x00 – 0x07	Synchronization Short Packet Data Types
0x08 – 0x0F	Generic Short Packet Data Types
0x10 – 0x17	Generic Long Packet Data Types
0x18 – 0x1F	YUV Data
0x20 – 0x27	RGB Data

Data Type	Description
0x28 – 0x2F	RAW Data
0x30 – 0x37	User Defined Byte-based Data
0x38 – 0x3F	Reserved

619

620 9.5 Packet Header Error Correction Code

621 The correct interpretation of the data identifier and word count values is vital to the packet structure. The
 622 Packet Header Error Correction Code byte allows single-bit errors in the data identifier and the word count
 623 to be corrected and two-bit errors to be detected. The 24-bit subset of the code described in section 9.5.2
 624 shall be used. Therefore, bits 7 and 6 of the ECC byte shall always be zero. The error state based on ECC
 625 decoding shall be available at the Application layer in the receiver.

626 9.5.1 General Hamming Code Applied to Packet Header

627 The number of parity or error check bits required is given by the Hamming rule, and is a function of the
 628 number of bits of information transmitted. The Hamming rule is expressed by the following inequality:

$$629 \quad d + p + 1 \leq 2^p \quad \text{where } d \text{ is the number of data bits and } p \text{ is the number of parity bits.}$$

630 The result of appending the computed parity bits to the data bits is called the Hamming code word. The size
 631 of the code word c is obviously $d + p$, and a Hamming code word is described by the ordered set (c, d) . A
 632 Hamming code word is generated by multiplying the data bits by a generator matrix \mathbf{G} . This
 633 multiplication's result is called the code word vector $(c_1, c_2, c_3, \dots, c_n)$, consisting of the original data bits
 634 and the calculated parity bits. The generator matrix \mathbf{G} used in constructing Hamming codes consists of \mathbf{I}
 635 (the identity matrix) and a parity generation matrix \mathbf{A} :

$$636 \quad \mathbf{G} = [\mathbf{I} \mid \mathbf{A}]$$

637 The packet header plus the ECC code can be obtained as: $\mathbf{PH} = \mathbf{p} * \mathbf{G}$ where \mathbf{p} represents the header (24 or
 638 64 bits) and \mathbf{G} is the corresponding generator matrix.

639 Validating the received code word \mathbf{r} , involves multiplying it by a parity check to form \mathbf{s} , the syndrome or
 640 parity check vector: $\mathbf{s} = \mathbf{H} * \mathbf{PH}$ where \mathbf{PH} is the received packet header and \mathbf{H} is the parity check matrix:

$$641 \quad \mathbf{H} = [\mathbf{A}^T \mid \mathbf{I}]$$

642 If all elements of \mathbf{s} are zero, the code word was received correctly. If \mathbf{s} contains non-zero elements, then at
 643 least one error is present. If a single bit error is encountered then the syndrome \mathbf{s} is one of the elements of \mathbf{H}
 644 which will point to the bit in error. Further, in this case, if the bit in error is one of the parity bits, then the
 645 syndrome will be one of the elements on \mathbf{I} , else it will be the data bit identified by the position of the
 646 syndrome in \mathbf{A}^T .

647 9.5.2 Hamming-modified Code

648 The error correcting code used is a 7+1bits Hamming-modified code (72,64) and the subset of it is 5+1bits
 649 or (30,24). Hamming codes use parity to correct one error or detect two errors, but they are not capable of

doing both simultaneously, thus one extra parity bit needs to be added. The code used, is build to allow same syndromes to correct first 24-bits in a 64-bit sequence and those syndromes to be 6-bits wide. To specify in a compact way the encoding of parity and decoding of syndromes, the following matrix is used:

Table 4 ECC Syndrome Association Matrix

	d2d1d0	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
d5d4d3									
0b000		0x07	0x0B	0x0D	0x0E	0x13	0x15	0x16	0x19
0b001		0x1A	0x1C	0x23	0x25	0x26	0x29	0x2A	0x2C
0b010		0x31	0x32	0x34	0x38	0x1F	0x2F	0x37	0x3B
0b011		0x43	0x45	0x46	0x49	0x4A	0x4C	0x51	0x52
0b100		0x54	0x58	0x61	0x62	0x64	0x68	0x70	0x83
0b101		0x85	0x86	0x89	0x8A	0x3D	0x3E	0x4F	0x57
0b110		0x8C	0x91	0x92	0x94	0x98	0xA1	0xA2	0xA4
0b111		0xA8	0xB0	0xC1	0xC2	0xC4	0xC8	0xD0	0xE0

Each cell in the matrix represents a syndrome and the first twenty-four cells (the orange rows) are using the first three or five bits to build the syndrome. Each syndrome in the matrix is MSB left aligned:

e.g. 0x07=0b0000_0111=P7P6P5P4P3P2P1P0

The top row defines the three LSB of data position bit, and the left column defines the three MSB of data position bit (there are 64-bit positions in total).

e.g. 37th bit position is encoded 0b100_101 and has the syndrome 0x68.

To derive the parity P0 for 24-bits, the P0's in the orange rows will define if the corresponding bit position is used in P0 parity or not.

e.g. $P0_{24\text{-bits}} = D0 \wedge D1 \wedge D2 \wedge D4 \wedge D5 \wedge D7 \wedge D10 \wedge D11 \wedge D13 \wedge D16 \wedge D20 \wedge D21 \wedge D22 \wedge D23$

Similar, to derive the parity P0 for 64-bits, all P0's in Table 5 will define the corresponding bit positions to be used.

To correct a single-bit error, the syndrome has to be one of the syndromes Table 4, which will identify the bit position in error. The syndrome is calculated as:

$S = P_{\text{SEND}} \wedge P_{\text{RECEIVED}}$ where P_{SEND} is the 8/6-bit ECC field in the header and P_{RECEIVED} is the calculated parity of the received header.

Table 5 represents the same information as the matrix in Table 4, organized such that will give a better insight on the way parity bits are formed out of data bits. The orange area of the table has to be used to form the ECC to protect a 24-bit header, whereas the whole table has to be used to protect a 64-bit header.

673

Table 5 ECC Parity Generation Rules

Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B
24	0	1	0	0	0	0	1	1	0x43
25	0	1	0	0	0	1	0	1	0x45

Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
26	0	1	0	0	0	1	1	0	0x46
27	0	1	0	0	1	0	0	1	0x49
28	0	1	0	0	1	0	1	0	0x4A
29	0	1	0	0	1	1	0	0	0x4C
30	0	1	0	1	0	0	0	1	0x51
31	0	1	0	1	0	0	1	0	0x52
32	0	1	0	1	0	1	0	0	0x54
33	0	1	0	1	1	0	0	0	0x58
34	0	1	1	0	0	0	0	1	0x61
35	0	1	1	0	0	0	1	0	0x62
36	0	1	1	0	0	1	0	0	0x64
37	0	1	1	0	1	0	0	0	0x68
38	0	1	1	1	0	0	0	0	0x70
39	1	0	0	0	0	0	1	1	0x83
40	1	0	0	0	0	1	0	1	0x85
41	1	0	0	0	0	1	1	0	0x86
42	1	0	0	0	1	0	0	1	0x89
43	1	0	0	0	1	0	1	0	0x8A
44	0	0	1	1	1	1	0	1	0x3D
45	0	0	1	1	1	1	1	0	0x3E
46	0	1	0	0	1	1	1	1	0x4F
47	0	1	0	1	0	1	1	1	0x57
48	1	0	0	0	1	1	0	0	0x8C
49	1	0	0	1	0	0	0	1	0x91
50	1	0	0	1	0	0	1	0	0x92
51	1	0	0	1	0	1	0	0	0x94
52	1	0	0	1	1	0	0	0	0x98

Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
53	1	0	1	0	0	0	0	1	0xA1
54	1	0	1	0	0	0	1	0	0xA2
55	1	0	1	0	0	1	0	0	0xA4
56	1	0	1	0	1	0	0	0	0xA8
57	1	0	1	1	0	0	0	0	0xB0
58	1	1	0	0	0	0	0	1	0xC1
59	1	1	0	0	0	0	1	0	0xC2
60	1	1	0	0	0	1	0	0	0xC4
61	1	1	0	0	1	0	0	0	0xC8
62	1	1	0	1	0	0	0	0	0xD0
63	1	1	1	0	0	0	0	0	0xE0

9.5.3 ECC Generation on TX Side

This is an informative section.

The ECC can be easily implemented using a parallel approach as depicted in Figure 35 for a 64-bit header.




Figure 35 64-bit ECC Generation on TX side

And Figure 36 for a 24-bit header:




Figure 36 24-bit ECC Generation on TX side

The parity generators are based on Table 5.

$$\text{e.g. } P_{3_{24\text{-bit}}} = D1 \wedge D2 \wedge D3 \wedge D7 \wedge D8 \wedge D9 \wedge D13 \wedge D14 \wedge D15 \wedge D19 \wedge D20 \wedge D21 \wedge D23$$

9.5.4 Applying ECC on RX Side

Applying ECC on RX side involves generating a new ECC for the received packet, computing the syndrome using the new ECC and the received ECC, decoding the syndrome to find if a single-error has occurred and if so, correct it.




Figure 37 64-bit ECC on RX Side Including Error Correction

Decoding the syndrome has three aspects:

- Finding if the packet has any errors (if syndrome is 0, no errors are present)
- Checking if a single error has occurred by searching Table 5, if the syndrome is one of the entries in the table, then a single bit error has occurred and the corresponding bit is affected, thus this position in the data stream needs to be complemented. Also, if the syndrome is one of the rows of the identity matrix I, then one of the parity bits are in error. If the syndrome cannot be identified, then a higher order error has occurred and the error flag will be set (the stream is corrupted and cannot be restored).
- Correcting the single error detected, as indicated above.

The 24-bit implementation uses fewer terms to calculate the parity and thus the syndrome decoding block is much simpler than the 64-bit implementation.




Figure 38 24-bit ECC on RX side Including Error Correction

9.6 Checksum Generation

To detect possible errors in transmission, a checksum is calculated over each data packet. The checksum is realized as 16-bit CRC. The generator polynomial is $x^{16}+x^{12}+x^5+x^0$.

The transmission of the checksum is illustrated in Figure 39.






Figure 39 Checksum Transmission

711 The 16-bit checksum sequence is transmitted as part of the Packet Footer. When the Word Count is zero,
712 the CRC shall be 0xFFFF.



713
714 **Figure 40 Checksum Generation for Packet Data**

715 The definition of a serial CRC implementation is presented in Figure 41. The CRC implementation shall be
716 functionally equivalent with the C code presented in Figure 42. The CRC shift register is initialized to
717 0xFFFF at the beginning of each packet. After all payload data has passed through the CRC circuitry, the
718 CRC circuitry contains the checksum. The 16-bit checksum produced by the C code in Figure 42 equals the
719 final contents of the C[15:0] shift register shown in Figure 41. The checksum is then sent over CSI-2 bus to
720 the receiver to verify that no errors have occurred in the transmission.



721 **Polynomial: $x^{16} + x^{12} + x^5 + x^0$**
722 Note: C15 represents x^0 , C0 represents x^{15}

723 **Figure 41 Definition of 16-bit CRC Shift Register**

```

#define POLY 0x8408 /* 1021H bit reversed */

unsigned short crc16(char *data_p, unsigned short length)
{
    unsigned char i;
    unsigned int data;
    unsigned int crc = 0xffff;

    if (length == 0)
        return (unsigned short)(crc);
    do
    {
        for (i=0, data=(unsigned int)0xff & *data_p++;
             i < 8; i++, data >>= 1)
        {
            if ((crc & 0x0001) ^ (data & 0x0001))
                crc = (crc >> 1) ^ POLY;
            else
                crc >>= 1;
        }
    } while (--length);

    // Uncomment to change from little to big Endian
    // crc = ((crc & 0xff) << 8) | ((crc & 0xff00) >> 8);

    return (unsigned short)(crc);
}

```

Figure 42 16-bit CRC Software Implementation Example

The data and checksum are transmitted least significant byte first. Each bit within a byte is transmitted least significant bit first.

Data:
FF 00 00 02 B9 DC F3 72 BB D4 B8 5A C8 75 C2 7C 81 F8 05 DF FF 00 00 01
Checksum LS byte and MS byte:
F0 00

Data:
FF 00 00 00 1E F0 1E C7 4F 82 78 C5 82 E0 8C 70 D2 3C 78 E9 FF 00 00 01
Checksum LS byte and MS byte:
69 E5


9.7 Packet Spacing

Between Low Level Protocol packets there must always be a transition into and out of the Low Power State (LPS). Figure 43 illustrates the packet spacing with the LPS.

The packet spacing does not have to be a multiple of 8-bit data words as the receiver will resynchronize to the correct byte boundary during the SoT sequence prior to the Packet Header of the next packet.

SHORT / LONG PACKET SPACING:

Variable - always a LPS between packets

**KEY:**

LPS – Low Power State

ST – Start of Transmission

ET – End of Transmission

PH – Packet Header

PF – Packet Footer

SP – Short Packet

Figure 43 Packet Spacing**9.8 Synchronization Short Packet Data Type Codes**

Short Packet Data Types shall be transmitted using only the Short Packet format. See section 9.1.2 for a format description.

Table 6 Synchronization Short Packet Data Type Codes

Data Type	Description
0x00	Frame Start Code
0x01	Frame End Code
0x02	Line Start Code (Optional)
0x03	Line End Code (Optional)
0x04 – 0x07	Reserved

9.8.1 Frame Synchronization Packets

Each image frame shall begin with a Frame Start (FS) Packet containing the Frame Start Code. The FS Packet shall be followed by one or more long packets containing image data and zero or more short packets containing synchronization codes. Each image frame shall end with a Frame End (FE) Packet containing the Frame End Code. See Table 6 for a description of the synchronization code data types.

For FS and FE synchronization packets the Short Packet Data Field shall contain a 16-bit frame number. This frame number shall be the same for the FS and FE synchronization packets corresponding to a given frame.

757 The 16-bit frame number, when used, shall always be non-zero to distinguish it from the use-case where
 758 frame number is inoperative and remains set to zero.

759 The behavior of the 16-bit frame number shall be as one of the following

- 760 • Frame number is always zero – frame number is inoperative.
- 761 • Frame number increments by 1 for every FS packet with the same Virtual Channel and is
 762 periodically reset to one e.g. 1, 2, 1, 2, 1, 2, 1, 2 or 1, 2, 3, 4, 1, 2, 3, 4

763 The frame number must be a non-zero value.

764 9.8.2 Line Synchronization Packets

765 Line synchronization packets are optional.

766 For Line Start (LS) and Line End (LE) synchronization packets the Short Packet Data Field shall contain a
 767 16-bit line number. This line number shall be the same for the LS and LE packets corresponding to a given
 768 line. Line numbers are logical line numbers and are not necessarily equal to the physical line numbers

769 The 16-bit line number, when used, shall always be non-zero to distinguish it from the case where line
 770 number is inoperative and remains set to zero.

771 The behavior of the 16-bit line number shall be as one of the following:

- 772 • Line number is always zero – line number is inoperative.
- 773 • Line number increments by one for every LS packet within the same Virtual Channel and the
 774 same Data Type. The line number is periodically reset to one for the first LS packet after a FS
 775 packet. The intended usage is for progressive scan (non- interlaced) video data streams. The line
 776 number must be a non-zero value.
- 777 • Line number increments by the same arbitrary step value greater than one for every LS packet
 778 within the same Virtual Channel and the same Data Type. The line number is periodically reset to
 779 a non-zero arbitrary start value for the first LS packet after a FS packet. The arbitrary start value
 780 may be different between successive frames. The intended usage is for interlaced video data
 781 streams.

782 9.9 Generic Short Packet Data Type Codes

783 Table 7 lists the Generic Short Packet Data Types.

784 **Table 7 Generic Short Packet Data Type Codes**

Data Type	Description
0x08	Generic Short Packet Code 1
0x09	Generic Short Packet Code 2
0x0A	Generic Short Packet Code 3
0x0B	Generic Short Packet Code 4
0x0C	Generic Short Packet Code 5

Data Type	Description
0x0D	Generic Short Packet Code 6
0x0E	Generic Short Packet Code 7
0x0F	Generic Short Packet Code 8

The intention of the Generic Short Packet Data Types is to provide a mechanism for including timing information for the opening/closing of shutters, triggering of flashes, etc within the data stream. The intent of the 16-bit User defined data field in the generic short packets is to pass a data type value and a 16-bit data value from the transmitter to application layer in the receiver. The CSI-2 receiver shall pass the data type value and the associated 16-bit data value to the application layer.

9.10 Packet Spacing Examples

Packets are separated by an EoT, LPS, SoT sequence as defined in *MIPI Alliance Standard for D-PHY* [2].

Figure 44 and Figure 45 contain examples of data frames composed of multiple packets and a single packet, respectively.

Note that the VVALID, HVALID and DVALID signals in the figures in this section are only concepts to help illustrate the behavior of the frame start/end and line start/end packets. The VVALID, HVALID and DVALID signals do not form part of the specification




Figure 44 Multiple Packet Example




Figure 45 Single Packet Example




Figure 46 Line and Frame Blanking Definitions

The period between the Packet Footer of one long packet and the Packet Header of the next long packet is called the Line Blanking Period.

The period between the Frame End packet in frame N and the Frame Start packet in frame N+1 is called the Frame Blanking Period (Figure 46).

The Line Blanking Period is not fixed and may vary in length. The receiver should be able to cope with a near zero Line Blanking Period as defined in *MIPI Alliance Standard for D-PHY* [2]. The transmitter defines the minimum time for the Frame Blanking Period. The Frame Blanking Period duration should be programmable in the transmitter.

Frame Start and Frame End packets shall always be used.

Recommendations (informative) for frame start and end packet spacing:

- The Frame Start packet to first data packet spacing should be as close as possible to the minimum packet spacing
- The last data packet to Frame End packet spacing should be as close as possible to the minimum packet spacing

The intention is to ensure that the Frame Start and Frame End packets accurately denote the start and end of a frame of image data. A valid exception is when the positions of the Frame Start and Frame End packets are being used to convey pixel level accurate vertical synchronization timing information.

The positions of the Frame Start and Frame End packets can be varied within the Frame Blanking Period in order to provide pixel level accurate vertical synchronization timing information. See Figure 47.

Line Start and Line End packets shall be used for pixel level accurate horizontal synchronization timing information.

The positions of the Line Start and Line End packets, if present, can be varied within the Line Blanking Period in order to provide pixel accurate horizontal synchronization timing information. See Figure 48.




Figure 47 Vertical Sync Example




Figure 48 Horizontal Sync Example

9.11 Packet Data Payload Size Rules

For YUV, RGB or RAW data types, one long packet shall contain one line of image data. Each long packet of the same Data Type shall have equal length when packets are within the same Virtual Channel and when packets are within the same frame. An exception to this rule is the YUV420 data type which is defined in section 11.2.2.

For User Defined Byte-based Data Types, long packets can have arbitrary length. The spacing between packets can also vary.


The total size of data within a long packet for all data types shall be a multiple of eight bits. However, it is also possible that a data type's payload data transmission format, as defined elsewhere in this specification, imposes additional constraints on payload size. In order to meet these constraints it may sometimes be necessary to add some number of "padding" pixels to the end of a payload e.g., when a packet with the RAW10 data type contains an image line whose length is not a multiple of four pixels as required by the RAW10 transmission format as described in Section 11.4.4. The values of such padding pixels are not specified.

9.12 Frame Format Examples

This is an informative section.

This section contains three examples to illustrate how the CSI-2 features can be used.

- General Frame Format Example, Figure 49
- Digital Interlaced Video Example, Figure 50
- Digital Interlaced Video with accurate synchronization timing information, Figure 51



KEY:

PH – Packet Header

FS – Frame Start


LS – Line Start

PF – Packet Footer

FE – Frame End


LE – Line End

Figure 49 General Frame Format Example



KEY:
PH – Packet Header
FS – Frame Start
LS – Line Start
PF – Packet Footer
FE – Frame End
LE – Line End

Figure 50 Digital Interlaced Video Example



KEY:
PH – Packet Header
FS – Frame Start
LS – Line Start
PF – Packet Footer
FE – Frame End
LE – Line End

Figure 51 Digital Interlaced Video with Accurate Synchronization Timing Information

9.13 Data Interleaving

The CSI-2 supports the interleaved transmission of different image data formats within the same video data stream.

There are two methods to interleave the transmission of different image data formats:

- Data Type
- Virtual Channel Identifier

The above methods of interleaved data transmission can be combined in any manner.

9.13.1 Data Type Interleaving

The Data Type value uniquely defines the data format for that packet of data. The receiver uses the Data Type value in the packet header to de-multiplex data packets containing different data formats as illustrated in Figure 52. Note, in the figure the Virtual Channel Identifier is the same in each Packet Header.

The packet payload data format shall always agree with the Data Type code in the Packet Header as follows:

- For defined image data types – any non-reserved codes in the range 0x18 to 0x3F – only the single corresponding MIPI-defined packet payload data format shall be considered correct
- Reserved image data types – any reserved codes in the range 0x18 to 0x3F – shall not be used. No packet payload data format shall be considered correct for reserved image data types
- For generic long packet data types (codes 0x10 thru 0x17) and user-defined, byte-based (codes 0x30 – 0x37), any packet payload data format shall be considered correct
- Generic long packet data types (codes 0x10 thru 0x17) and user-defined, byte-based (codes 0x30 – 0x37), should not be used with packet payloads that meet any MIPI image data format definition
- Synchronization short packet data types (codes 0x00 thru 0x07) shall consist of only the header and shall not include payload data bytes
- Generic short packet data types (codes 0x08 thru 0x0F) shall consist of only the header and shall not include payload data bytes

Data formats are defined further in section 11.





Figure 52 Interleaved Data Transmission Using Data Type Value


All of the packets within the same virtual channel, independent of the Data Type value, share the same frame start/end and line start/end synchronization information. By definition, all of the packets, independent of data type, between a Frame Start and a Frame End packet within the same virtual channel belong to the same frame.

Packets of different data types may be interleaved at either the packet level as illustrated in Figure 53 or the frame level as illustrated in Figure 54. Data formats are defined in section 11.



KEY:
LPS – Low Power State ED – Packet Header containing Embedded Data type code
FS – Frame Start D1 – Packet Header containing Data Type 1 Image Data Code
FE – Frame End D2 – Packet Header containing Data Type 2 Image Data Code
PF – Packet Footer

Figure 53 Packet Level Interleaved Data Transmission

**KEY:**

LPS – Low Power State

FS – Frame Start

FE – Frame End

PF – Packet Footer

ED – Packet Header containing Embedded Data type code

D1 – Packet Header containing Data Type 1 Image Data Code

D2 – Packet Header containing Data Type 2 Image Data Code

Figure 54 Frame Level Interleaved Data Transmission**9.13.2 Virtual Channel Identifier Interleaving**

The Virtual Channel Identifier allows different data types within a single data stream to be logically separated from each other. Figure 55 illustrates data interleaving using the Virtual Channel Identifier.

Each virtual channel has its own Frame Start and Frame End packet. Therefore, it is possible for different virtual channels to have different frame rates, though the data rate for both channels would remain the same.

In addition, Data Type value Interleaving can be used for each virtual channel thereby allowing different data types within a virtual channel and thus a second level of data interleaving.

Therefore, receivers should be able to de-multiplex different data packets based on the combination of the Virtual Channel Identifier and the Data Type value. For example, data packets containing the same Data Type value but transmitted on different virtual channels are considered to belong to different frames (streams) of image data.




Figure 55 Interleaved Data Transmission using Virtual Channels

912 **10 Color Spaces**

913 The color space definitions in this section are simply references to other standards. The references are
914 included only for informative purposes and not for compliance. The color space used is not limited to the
915 references given.

916 **10.1 RGB Color Space Definition**

917 In this specification, the abbreviation RGB means the nonlinear sR'G'B' color space in 8-bit representation
918 based on the definition of sRGB in IEC 61966.

919 The 8-bit representation results as RGB888. The conversion to the more commonly used RGB565 format is
920 achieved by scaling the 8-bit values to five bits (blue and red) and six bits (green). The scaling can be done
921 either by simply dropping the LSBs or rounding.

922 **10.2 YUV Color Space Definition**

923 In this specification, the abbreviation YUV refers to the 8-bit gamma corrected Y'CBCR color space
924 defined in ITU-R BT601.4.

11 Data Formats

The intent of this section is to provide a definitive reference for data formats typically used in CSI-2 applications. Table 8 summarizes the formats, followed by individual definitions for each format. Generic data types not shown in the table are described in section 11.1. For simplicity, all examples are single Lane configurations.

The formats most widely used in CSI-2 applications are distinguished by a “primary” designation in Table 8. Transmitter implementations of CSI-2 should support at least one of these primary formats. Receiver implementations of CSI-2 should support all of the primary formats.

The packet payload data format shall always agree with the Data Type value in the Packet Header. See Section 9.4 for a description of the Data Type values.

Table 8 Primary and Secondary Data Formats Definitions

Data Format	Primary	Secondary
YUV420 8-bit (legacy)		S
YUV420 8-bit		S
YUV420 10-bit		S
YUV420 8-bit (CSPS)		S
YUV420 10-bit (CSPS)		S
YUV422 8-bit	P	
YUV422 10-bit		S
RGB888	P	
RGB666		S
RGB565	P	
RGB555		S
RGB444		S
RAW6		S
RAW7		S
RAW8	P	
RAW10	P	
RAW12		S

Data Format	Primary	Secondary
RAW14		S
Generic 8-bit Long Packet Data Types	P	
User Defined Byte-based Data (Note 1)	P	

936 Note 1. Compressed image data should use the user defined, byte-based data type codes

937 For clarity the Start of Transmission and End of Transmission sequences in the figures in this section have
938 been omitted.

939 11.1 Generic 8-bit Long Packet Data Types

940 Table 9 defines the generic 8-bit Long packet data types.

941 **Table 9 Generic 8-bit Long Packet Data Types**

Data Type	Description
0x10	Null
0x11	Blanking Data
0x12	Embedded 8-bit non Image Data
0x13	Reserved
0x14	Reserved
0x15	Reserved
0x16	Reserved
0x17	Reserved

942 11.1.1 Null and Blanking Data

943 For both the null and blanking data types the receiver must ignore the content of the packet payload data.

944 A blanking packet differs from a null packet in terms of its significance within a video data stream. A null
945 packet has no meaning whereas the blanking packet may be used, for example, as the blanking lines
946 between frames in an ITU-R BT.656 style video stream.

947 11.1.2 Embedded Information

948 It is possible to embed extra lines containing additional information to the beginning and to the end of each
949 picture frame as presented in the Figure 56. If embedded information exists, then the lines containing the
950 embedded data must use the embedded data code in the data identifier.


951 There may be zero or more lines of embedded data at the start of the frame. These lines are termed the
952 frame header.

953 There may be zero or more line of embedded data at the end of the frame. These lines are termed the frame
954 footer.

955 11.2 YUV Image Data

956 Table 10 defines the data type codes for YUV data formats described in this section. The number of lines
957 transmitted for the YUV420 data type shall be even.

958 YUV420 data formats are divided into legacy and non-legacy data formats. The legacy YUV420 data
959 format is for compatibility with existing systems. The non-legacy YUV420 data formats enable lower cost
960 implementations.



KEY:

LPS – Low Power State

ECC – Error Correction Code

FS – Frame Start

LS – Line Start

DI – Data Identifier

CS – Checksum

FE – Frame End

LE – Line End

WC – Word Count

ED – Embedded Data

Figure 56 Frame Structure with Embedded Data at the Beginning and End of the Frame

Table 10 YUV Image Data Types

Data Type	Description
0x18	YUV420 8-bit

Data Type	Description
0x19	YUV420 10-bit
0x1A	Legacy YUV420 8-bit
0x1B	Reserved
0x1C	YUV420 8-bit (Chroma Shifted Pixel Sampling)
0x1D	YUV420 10-bit (Chroma Shifted Pixel Sampling)
0x1E	YUV422 8-bit
0x1F	YUV422 10-bit

11.2.1 Legacy YUV420 8-bit

Legacy YUV420 8-bit data transmission is performed by transmitting UYY... / VYY... sequences in odd / even lines. U component is transferred in odd lines (1,3,5...) and V component is transferred in even lines (2,4,6...). This sequence is illustrated in Figure 57.

Table 11 specifies the packet size constraints for YUV420 8-bit packets. Each packet must be a multiple of the values in the table.

Table 11 Legacy YUV420 8-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	3	24

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 58.




Figure 57 Legacy YUV420 8-bit Transmission




Figure 58 Legacy YUV420 8-bit Pixel to Byte Packing Bitwise Illustration

There is one spatial sampling option

- H.261, H.263 and MPEG1 Spatial Sampling (Figure 59).




Figure 59 Legacy YUV420 Spatial Sampling for H.261, H.263 and MPEG 1




Figure 60 Legacy YUV420 8-bit Frame Format

11.2.2 YUV420 8-bit

YUV420 8-bit data transmission is performed by transmitting YYYY... / UYVYUYVY... sequences in odd / even lines. Only the luminance component (Y) is transferred for odd lines (1, 3, 5...) and both luminance (Y) and chrominance (U and V) components are transferred for even lines (2, 4, 6...). The format for the even lines (UYVY) is identical to the YUV422 8-bit data format. The data transmission sequence is illustrated in Figure 61.

The payload data size, in bytes, for even lines (UYVY) is double the payload data size for odd lines (Y). This is exception to the general CSI-2 rule that each line shall have an equal length.

Table 12 specifies the packet size constraints for YUV420 8-bit packets. Each packet must be a multiple of the values in the table.

Table 12 YUV420 8-bit Packet Data Size Constraints

Odd Lines (1, 3, 5...) Luminance Only, Y			Even Lines (2, 4, 6...) Luminance and Chrominance, UYVY		
Pixels	Bytes	Bits	Pixels	Bytes	Bits
2	2	16	2	4	32

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 62.




Figure 61 YUV420 8-bit Data Transmission Sequence




Figure 62 YUV420 8-bit Pixel to Byte Packing Bitwise Illustration

- There are two spatial sampling options
- H.261, H.263 and MPEG1 Spatial Sampling (Figure 63).
 - Chroma Shifted Pixel Sampling (CSPS) for MPEG2, MPEG4 (Figure 64).
- Figure 65 shows the YUV420 frame format.




Figure 63 YUV420 Spatial Sampling for H.261, H.263 and MPEG 1




Figure 64 YUV420 Spatial Sampling for MPEG 2 and MPEG 4




Figure 65 YUV420 8-bit Frame Format

11.2.3 YUV420 10-bit

YUV420 10-bit data transmission is performed by transmitting YYYYY... / UYVYUYVY... sequences in odd / even lines. Only the luminance component (Y) is transferred in odd lines (1, 3, 5...) and both luminance (Y) and chrominance (U and V) components transferred in even lines (2, 4, 6...). The format for the even lines (UYVY) is identical to the YUV422 –10-bit data format. The sequence is illustrated in Figure 66.

The payload data size, in bytes, for even lines (UYVY) is double the payload data size for odd lines (Y). This is exception to the general CSI-2 rule that each line shall have an equal length.

Table 13 specifies the packet size constraints for YUV420 10-bit packets. The length of each packet must be a multiple of the values in the table.

Table 13 YUV420 10-bit Packet Data Size Constraints

Odd Lines (1, 3, 5...) Luminance Only, Y			Even Lines (2, 4, 6...) Luminance and Chrominance, UYVY		
Pixels	Bytes	Bits	Pixels	Bytes	Bits
4	5	40	4	10	80

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 67.




Figure 66 YUV420 10-bit Transmission





Figure 67 YUV420 10-bit Pixel to Byte Packing Bitwise Illustration

The pixel spatial sampling options are the same as for the YUV420 8-bit data format.






Figure 70 YUV422 8-bit Pixel to Byte Packing Bitwise Illustration




Figure 71 YUV422 Co-sited Spatial Sampling

The pixel spatial alignment is the same as in CCIR-656 standard. The frame format for YUV422 is presented in Figure 72.




Figure 72 YUV422 8-bit Frame Format

11.2.5 YUV422 10-bit

YUV422 10-bit data transmission is performed by transmitting a UYVY sequence. This sequence is illustrated in Figure 73.

Table 15 specifies the packet size constraints for YUV422 10-bit packet. The length of each packet must be a multiple of the values in the table.

Table 15 YUV422 10-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	5	40

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 74.




Figure 73 YUV422 10-bit Transmitted Bytes




Figure 74 YUV422 10-bit Pixel to Byte Packing Bitwise Illustration

The pixel spatial alignment is the same as in the YUV422 8-bit data case. The frame format for YUV422 is presented in the Figure 75.




Figure 75 YUV422 10-bit Frame Format

11.3 RGB Image Data

Table 16 defines the data type codes for RGB data formats described in this section.

Table 16 RGB Image Data Types

Data Type	Description
0x20	RGB444

Data Type	Description
0x21	RGB555
0x22	RGB565
0x23	RGB666
0x24	RGB888
0x25	Reserved
0x26	Reserved
0x27	Reserved

11.3.1 RGB888

RGB888 data transmission is performed by transmitting a BGR byte sequence. This sequence is illustrated in Figure 76. The RGB888 frame format is illustrated in Figure 78.

Table 17 specifies the packet size constraints for RGB888 packets. The length of each packet must be a multiple of the values in the table.

Table 17 RGB888 Packet Data Size Constraints

Pixels	Bytes	Bits
1	3	24

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 77.




Figure 76 RGB888 Transmission




Figure 77 RGB888 Transmission in CSI-2 Bus Bitwise Illustration




Figure 78 RGB888 Frame Format

11.3.2 RGB666

RGB666 data transmission is performed by transmitting B0..5 G0..5 R0..5 (18-bit) sequence. This sequence is illustrated in Figure 79. The frame format for RGB666 is presented in the Figure 81.

Table 18 specifies the packet size constraints for RGB666 packets. The length of each packet must be a multiple of the values in the table.

Table 18 RGB666 Packet Data Size Constraints

Pixels	Bytes	Bits
4	9	72

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB666 case the length of one data word is 18-bits, not eight bits. The word wise flip is done for 18-bit BGR words i.e. instead of flipping each byte (8-bits), each 18-bits pixel value is flipped. This is illustrated in Figure 80.




Figure 79 RGB666 Transmission with 18-bit BGR-words




Figure 80 RGB666 Transmission on CSI-2 Bus Bitwise Illustration




Figure 81 RGB666 Frame Format

11.3.3 RGB565

RGB565 data transmission is performed by transmitting B0...B4, G0...G5, R0...R4 in a 16-bit sequence. This sequence is illustrated in Figure 82. The frame format for RGB565 is presented in the Figure 84.

Table 19 specifies the packet size constraints for RGB565 packets. The length of each packet must be a multiple of the values in the table.

Table 19 RGB565 Packet Data Size Constraints

Pixels	Bytes	Bits
--------	-------	------

Pixels	Bytes	Bits
1	2	16

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB565 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 83.




Figure 82 RGB565 Transmission with 16-bit BGR words




Figure 83 RGB565 Transmission on CSI-2 Bus Bitwise Illustration




Figure 84 RGB565 Frame format

11.3.4 RGB555

RGB555 data can be transmitted over a CSI-2 bus with some special arrangements. The RGB555 data should be made to look like RGB565 data. This can be accomplished by inserting padding bits to the LSBs of the green color component as illustrated in Figure 85.

Both the frame format and the package size constraints are the same as the RGB565 case.

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB555 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 85.




Figure 85 RGB555 Transmission on CSI-2 Bus Bitwise Illustration

11.3.5 RGB444

RGB444 data can be transmitted over a CSI-2 bus with some special arrangements. The RGB444 data should be made to look like RGB565 data. This can be accomplished by inserting padding bits to the LSBs of each color component as illustrated in Figure 86.

Both the frame format and the package size constraints are the same as the RGB565 case.

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB444 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 86.




Figure 86 RGB444 Transmission on CSI-2 Bus Bitwise Illustration

11.4 RAW Image Data

The RAW 6/7/8/10/12/14 modes are used for transmitting Raw image data from the image sensor.

The intent is that Raw image data is unprocessed image data for example Raw Bayer data or complementary color data, but RAW image data is not limited to these data types.

1138 It is possible to transmit e.g. light shielded pixels in addition to effective pixels. This leads to a situation
 1139 where the line length is longer than sum of effective pixels per line. The line length, if not specified
 1140 otherwise, has to be a multiple of word (32 bits).

1141 Table 20 defines the data type codes for RAW data formats described in this section.

1142 **Table 20 RAW Image Data Types**

Data Type	Description
0x28	RAW6
0x29	RAW7
0x2A	RAW8
0x2B	RAW10
0x2C	RAW12
0x2D	RAW14
0x2E	Reserved
0x2F	Reserved


1143 11.4.1 RAW6

1144 The 6-bit Raw data transmission is performed by transmitting the pixel data over CSI-2 bus. Each line is
 1145 separated by line start / end synchronization codes. This sequence is illustrated in Figure 87 (VGA case).
 1146 Table 21 specifies the packet size constraints for RAW6 packets. The length of each packet must be a
 1147 multiple of the values in the table.

1148 **Table 21 RAW6 Packet Data Size Constraints**

Pixels	Bytes	Bits
4	3	24

1149 Each 6-bit pixel is sent LSB first. This is an exception to general CSI-2 rule byte wise LSB first.



1150 **Figure 87 RAW6 Transmission**
 1151




Figure 88 RAW6 Data Transmission on CSI-2 Bus Bitwise Illustration




Figure 89 RAW6 Frame Format

11.4.2 RAW7

The 7-bit Raw data transmission is performed by transmitting the pixel data over CSI-2 bus. Each line is separated by line start / end synchronization codes. This sequence is illustrated in Figure 90 (VGA case). Table 22 specifies the packet size constraints for RAW7 packets. The length of each packet must be a multiple of the values in the table.

Table 22 RAW7 Packet Data Size Constraints

Pixels	Bytes	Bits
8	7	56

Each 7-bit pixel is sent LSB first. This is an exception to general CSI-2 rule byte wise LSB first.




Figure 90 RAW7 Transmission




Figure 91 RAW7 Data Transmission on CSI-2 Bus Bitwise Illustration




Figure 92 RAW7 Frame Format

11.4.3 RAW8

The 8-bit Raw data transmission is performed by transmitting the pixel data over a CSI-2 bus. Table 23 specifies the packet size constraints for RAW8 packets. The length of each packet must be a multiple of the values in the table.

Table 23 RAW8 Packet Data Size Constraints

Pixels	Bytes	Bits
1	1	8

This sequence is illustrated in Figure 93 (VGA case).

Bit order in transmission follows the general CSI-2 rule, LSB first.




Figure 93 RAW8 Transmission




Figure 94 RAW8 Data Transmission on CSI-2 Bus Bitwise Illustration




Figure 95 RAW8 Frame Format

11.4.4 RAW10

The transmission of 10-bit Raw data is accomplished by packing the 10-bit pixel data to look like 8-bit data format. Table 24 specifies the packet size constraints for RAW10 packets. The length of each packet must be a multiple of the values in the table.

Table 24 RAW10 Packet Data Size Constraints

Pixels	Bytes	Bits
4	5	40

This sequence is illustrated in Figure 96 (VGA case).
Bit order in transmission follows the general CSI-2 rule, LSB first.




Figure 96 RAW10 Transmission




Figure 97 RAW10 Data Transmission on CSI-2 Bus Bitwise Illustration



Figure 98 RAW10 Frame Format

11.4.5 RAW12

The transmission of 12-bit Raw data is also accomplished by packing the 12-bit pixel data to look like 8-bit data format. Table 25 specifies the packet size constraints for RAW12 packets. The length of each packet must be a multiple of the values in the table.

Table 25 RAW12 Packet Data Size Constraints

Pixels	Bytes	Bits
2	3	24

This sequence is illustrated in Figure 99 (VGA case).
Bit order in transmission follows the general CSI-2 rule, LSB first.




Figure 99 RAW12 Transmission




Figure 100 RAW12 Transmission on CSI-2 Bus Bitwise Illustration




Figure 101 RAW12 Frame Format

11.4.6 RAW14

The transmission of 14-bit Raw data is accomplished by packing the 14-bit pixel data in 8-bit slices. For every four pixels, seven bytes of data is generated. Table 26 specifies the packet size constraints for RAW14 packets. The length of each packet must be a multiple of the values in the table.

Table 26 RAW14 Packet Data Size Constraints

Pixels	Bytes	Bits
4	7	56

The sequence is illustrated in Figure 102 (VGA case).

Bit order in transmission follows the general CSI-2 rule, LSB first.




Figure 102 RAW14 Transmission




Figure 103 RAW14 Transmission on CSI-2 Bus Bitwise Illustration




Figure 104 RAW14 Frame Format

11.5 User Defined Data Formats

The User Defined Data Type values shall be used to transmit arbitrary byte-based data, such as JPEG and MPEG4 data, over the CSI-2 bus.

Bit order in transmission follows the general CSI-2 rule, LSB first.




Figure 105 User Defined 8-bit Data (128 Byte Packet)




Figure 106 User Defined 8-bit Data Transmission on CSI-2 Bus Bitwise Illustration

The packet data size in bits shall be divisible by 8, i.e. whole number of bytes shall be transmitted.

For User Defined data:

- The frame is transmitted as a sequence of arbitrary sized packets.
- The packet size may vary from packet to packet.
- The packet spacing may vary between packets.




Figure 107 Transmission of User Defined 8-bit Data

Four different User Defined data identifiers codes are available.

Table 27 defines the User Defined data type codes.

Table 27 User Defined 8-bit Data Types

Data Type	Description
0x30	User Defined 8-bit Data Type 1
0x31	User Defined 8-bit Data Type 2

Data Type	Description
0x32	User Defined 8-bit Data Type 3
0x33	User Defined 8-bit Data Type 4
0x34	Reserved
0x35	Reserved
0x36	Reserved
0x37	Reserved

1243

12 Recommended Memory Storage

This section is informative.

The CSI-2 data protocol requires certain behavior from the receiver connected to the CSI transmitter. The following sections describe how different data formats should be stored inside the receiver. While informative, this section is provided to ease application software development by suggesting a common data storage format among different receivers.

12.1 General/Arbitrary Data Reception

In the generic case and for arbitrary data the 1st byte of payload data transmitted maps the LS byte of the 32-bit memory word and the 4th byte of payload data transmitted maps to the MS byte of the 32-bit memory word.

The below is the generic CSI-2 byte to 32-bit memory word mapping rule.




Figure 108 General/Arbitrary Data Reception

12.2 RGB888 Data Reception

The RGB888 data format byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 109 RGB888 Data Format Reception

12.3 RGB666 Data Reception




Figure 110 RGB666 Data Format Reception

12.4 RGB565 Data Reception




Figure 111 RGB565 Data Format Reception

12.5 RGB555 Data Reception




Figure 112 RGB555 Data Format Reception

12.6 RGB444 Data Reception

The RGB444 data format byte to 32-bit memory word mapping has a special transform as shown in Figure 113.




Figure 113 RGB444 Data Format Reception

12.7 YUV422 8-bit Data Reception

The YUV422 8-bit data format the byte to 32-bit memory word mapping does not follow the generic CSI-2 rule.

For YUV422 8-bit data format the 1st byte of payload data transmitted maps the MS byte of the 32-bit memory word and the 4th byte of payload data transmitted maps to the LS byte of the 32-bit memory word.




Figure 114 YUV422 8-bit Data Format Reception

12.8 YUV422 10-bit Data Reception

The YUV422 10-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 115 YUV422 10-bit Data Format Reception

12.9 YUV420 8-bit (Legacy) Data Reception

The YUV420 8-bit (legacy) data format the byte to 32-bit memory word mapping does not follow the generic CSI-2 rule.

For YUV422 8-bit (legacy) data format the 1st byte of payload data transmitted maps the MS byte of the 32-bit memory word and the 4th byte of payload data transmitted maps to the LS byte of the 32-bit memory word.



Figure 116 YUV420 8-bit Legacy Data Format Reception

12.10 YUV420 8-bit Data Reception

The YUV420 8-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.



Figure 117 YUV420 8-bit Data Format Reception

12.11 YUV420 10-bit Data Reception

The YUV420 10-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 118 YUV420 10-bit Data Format Reception

12.12 RAW6 Data Reception




Figure 119 RAW6 Data Format Reception

12.13 RAW7 Data Reception




Figure 120 RAW7 Data Format Reception

12.14 RAW8 Data Reception

The RAW8 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 121 RAW8 Data Format Reception

12.15 RAW10 Data Reception

The RAW10 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 122 RAW10 Data Format Reception

12.16 RAW12 Data Reception

The RAW12 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.

Data on CSI-2 bus:

Data

P1[11:4] P2[11:4] P1[3:0] P2[3:0] P3[11:4]

P4[11:4] P3[3:0] P4[3:0] P5[11:4] P6[11:4]

P5[3:0] P6[3:0] P7[11:4] P8[11:4] P7[3:0] P8[3:0]

Buffer Addr

Data in receiver's buffer:

MSB 00h 01h 02h

P3[11:4] P2[3:0] P1[3:0] P2[11:4] P1[11:4] P6[11:4] P5[11:4] P4[3:0] P3[3:0] P4[11:4] P8[3:0] P7[3:0] P8[11:4] P7[11:4] P6[3:0] P5[3:0] LSB

32-bit standard memory width

Figure 123 RAW12 Data Format Reception

12.17 RAW14 Data Reception

Data on CSI-2 bus:

P1[13:6] P2[13:6] P3[13:6] P4[13:6]

Data a6 a7 a8 a9 a10 a11 a12 a13 b6 b7 b8 b9 b10 b11 b12 b13 c6 c7 c8 c9 c10 c11 c12 c13 d6 d7 d8 d9 d10 d11 d12 d13

P1[5:0] P2[5:0] P3[5:0] P4[5:0] P5[13:6]

a0 a1 a2 a3 a4 a5 b0 b1 b2 b3 b4 b5 c0 c1 c2 c3 c4 c5 d0 d1 d2 d3 d4 d5 e6 e7 e8 e9 e10 e11 e12 e13

P6[13:6] P7[13:6] P8[13:6] P5[5:0] P6[5:0]

f6 f7 f8 f9 f10 f11 f12 f13 g6 g7 g8 g9 g10 g11 g12 g13 h6 h7 h8 h9 h10 h11 h12 h13 e0 e1 e2 e3 e4 e5 f0 f1

P7[5:0] P8[5:0]

f2 f3 f4 f5 g0 g1 g2 g3 g4 g5 h0 h1 h2 h3 h4 h5

Buffer Addr

Data in receiver's buffer:

MSB P4[13:6] P3[13:6] P2[13:6] P1[13:6] LSB

00h d13 d12 d11 d10 d9 d8 d7 d6 c13 c12 c11 c10 c9 c8 c7 c6 b13 b12 b11 b10 b9 b8 b7 b6 a13 a12 a11 a10 a9 a8 a7 a6

P5[13:6] P4[5:0] P3[5:0] P2[5:0] P1[5:0]

01h e13 e12 e11 e10 e9 e8 e7 e6 d5 d4 d3 d2 d1 d0 c5 c4 c3 c2 c1 c0 b5 b4 b3 b2 b1 b0 a5 a4 a3 a2 a1 a0

P6[5:0] P5[5:0] P8[13:6] P7[13:6] P6[13:6]

02h f1 f0 e5 e4 e3 e2 e1 e0 h13 h12 h11 h10 h9 h8 h7 h6 g13 g12 g11 g10 g9 g8 g7 g6 f13 f12 f11 f10 f9 f8 f7 f6

P8[5:0] P7[5:0]

03h ----- h5 h4 h3 h2 h1 h0 g5 g4 g3 g2 g1 g0 f5 f4 f3 f2

32-bit standard memory width

Figure 124 RAW 14 Data Format Reception

Annex A (informative)

JPEG8 Data Format

A.1 Introduction

This Annex contains an informative example of the transmission of compressed image data format using the arbitrary Data Type values.

JPEG8 has two non-standard extensions:

- Status information (mandatory)
- Embedded Image information e.g. a thumbnail image (optional)

Any non-standard or additional data inside the baseline JPEG data structure has to be removed from JPEG8 data before it is compliant with e.g. standard JPEG image viewers in e.g. a personal computer.

The JPEG8 data flow is illustrated in the Figure 125 and Figure 126.




Figure 125 JPEG8 Data Flow in the Encoder




Figure 126 JPEG8 Data Flow in the Decoder

A.2 JPEG Data Definition

The JPEG data generated in camera module is baseline JPEG DCT format defined in ISO/IEC 10918-1, with following additional definitions or modifications:

- sRGB color space shall be used. The JPEG is generated from YcbCr format after sRGB to YcbCr conversion.
- The JPEG metadata has to be EXIF compatible, i.e. metadata within application segments has to be placed in beginning of file, in the order illustrated in Figure 127.
- A status line is added in the end of JPEG data as defined in section A.3.
- If needed, an embedded image is interlaced in order which is free of choice as defined in section A.4.
- Prior to storing into a file, the CSI-2 JPEG data is processed by the data separation process described in section A.1.




Figure 127 EXIF Compatible Baseline JPEG DCT Format

A.3 Image Status Information

Information of at least the following items has to be stored in the end of the JPEG sequence as illustrated in Figure 128:

- Image exposure time
- Analog & digital gains used
- White balancing gains for each color component
- Camera version number
- Camera register settings
- Image resolution and possible thumbnail resolution

The camera register settings may include a subset of camera's registers. The essential information needed for JPEG8 image is the information needed for converting the image back to linear space. This is necessary e.g. for printing service. An example of register settings is following:

- Sample frequency
- Exposure
- Analog and digital gain
- Gamma
- Color gamut conversion matrix
- Contrast
- Brightness
- Pre-gain


The status information content has to be defined in the product specification of each camera module containing the JPEG8 feature. The format and content is manufacturer specific.

1388 The image status data should be arranged so that each byte is split into two 4-bit nibbles and “1010”
1389 padding sequence is added to MSB, as presented in the Table 28. This ensures that no JPEG escape
1390 sequences (0xFF 0x00) are present in the status data.

1391 The SOSI and EOSI markers are defined in 14.5.

1392 **Table 28 Status Data Padding**

Data Word	After Padding
D7D6D5D4D3D2D1D0	1010D7D6D5D4 1010D3D2D1D0



1393

1394

Figure 128 Status Information Field in the End of Baseline JPEG Frame

1395 **A.4 Embedded Images**

1396 An image may be embedded inside the JPEG data, if needed. The embedded image feature is not
1397 compulsory for each camera module containing the JPEG8 feature. An example of embedded data is a 24-
1398 bit RGB thumbnail image.

1399 The philosophy of embedded / interleaved thumbnail additions is to minimize the needed frame memory.
1400 The EI (Embedded Image) data can be included in any part of the compressed image data segment and in as
1401 many pieces as needed. See Figure 129.

1402 Embedded Image data is separated from compressed data by SOEI (Start Of Embedded Image) and EOEI
1403 (End Of Embedded Image) non-standard markers, which are defined in 14.5. The amount of fields
1404 separated by SOEI and EOEI is not limited.


1405 The pixel to byte packing for image data within an EI data field should be as specified for the equivalent
1406 CSI-2 data format. However there is an additional restriction; the embedded image data must not generate
1407 any false JPEG marker sequences (0xFFXX).

1408 The suggested method of preventing false JPEG marker codes from occurring within the embedded image
1409 data it to limit the data range for the pixel values. For example

- 1410 • For RGB888 data the suggested way to solve the false synchronization code issue is to constrain
1411 the numerical range of R, G and B values from 1 to 254.
- 1412 • For RGB565 data the suggested way to solve the false synchronization code issue is to constrain
1413 the numerical range of G component from 1-62 and R component from 1-30.

1414 Each EI data field is separated by the SOEI / EOEI markers, has to contain an equal amount bytes and a
1415 complete number of pixels. An EI data field may contain multiple lines or a full frame of image data.

1416 The embedded image data is decoded and removed apart from the JPEG compressed data prior to writing
1417 the JPEG into a file. In the process, EI data fields are appended one after each other, in order of occurrence
1418 in the received JPEG data.



1419
1420 **Figure 129 Example of TN Image Embedding Inside the Compressed JPEG Data Block**

1421 **A.5 JPEG8 Non-standard Markers**

1422 JPEG8 uses the reserved JPEG data markers for special purposes, marking the additional segments inside
1423 the data file. These segments are not part of the JPEG, JFIF [0], EXIF [0] or any other specifications;
1424 instead their use is specified in this document in sections 14.3 and 14.4.

1425 The use of the non-standard markers is always internal to a product containing the JPEG8 camera module,
1426 and these markers are always removed from the JPEG data before storing it into a file

1427 **Table 29 JPEG8 Additional Marker Codes Listing**

Non-standard Marker Symbol	Marker Data Code
SOSI	0xFF 0xBC

Non-standard Marker Symbol	Marker Data Code
EOSI	0xFF 0xBD
SOEI	0xFF 0xBE
EOEI	0xFF 0xBF

A.6 JPEG8 Data Reception

The compressed data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 130 JPEG8 Data Format Reception

Annex B (informative)

CSI-2 Implementation Example

B.1 Overview

The CSI-2 implementation example assumes that the interface comprises of D-PHY unidirectional Clock and Data, with forward escape mode functionality. The scope in this implementation example refers only to the unidirectional data link without any references to the CCI interface, as it can be seen in Figure 131. This implementation example varies from the informative PPI example in *MIPI Alliance Standard for D-PHY* [2].




Figure 131 Implementation example block diagram and coverage

For this implementation example a layered structure is described with the following parts:

- D-PHY implementation details
- Multi lane merger details
- Protocol layer details

This implementation example refers to a RAW8 data type only; hence no packing/unpacking or byte clock/pixel clock timing will be referenced as for this type of implementation they are not needed.

No error recovery mechanism or error processing details will be presented, as the intent of the document is to present an implementation from the data flow perspective.

B.2 CSI-2 Transmitter Detailed Block Diagram

Using the layered structure described in the overview the CSI-2 transmitter could have the block diagram in Figure 132.




Figure 132 CSI-2 Transmitter Block Diagram

B.3 CSI-2 Receiver Detailed Block Diagram

Using the layered structure described in the overview, the CSI-2 receiver could have the block diagram in Figure 133.




Figure 133 CSI-2 Receiver Block Diagram

B.4 Details on the D-PHY implementation

The PHY level of implementation has the top level structure as seen in Figure 134.




Figure 134 D-PHY Level Block Diagram

The components can be categorized as:

- CSI-2 Transmitter side:
 - Clock lane (Transmitter)
 - Data1 lane (Transmitter)
 - Data2 lane (Transmitter)
- CSI-2 Receiver side:
 - Clock lane (Receiver)
 - Data1 lane (Receiver)
 - Data2 lane (Receiver)

B.4.1 CSI-2 Clock Lane Transmitter

The suggested implementation can be seen in Figure 135.




Figure 135 CSI-2 Clock Lane Transmitter

The modular D-PHY components used to build a CSI-2 clock lane transmitter are:

- **LP-TX** for the Low-power function
- **HS-TX** for the High-speed function
- **CIL-MCNP** for the Lane control and interface logic

The PPI interface signals to the CSI-2 clock lane transmitter are:

- **TxDDRCIkHS-Q** (Input): High-Speed Transmit DDR Clock (Quadrature).
- **TxRequestHS** (Input): High-Speed Transmit Request. This active high signal causes the lane module to begin transmitting a high-speed clock.
- **TxReadyHS** (Output): High-Speed Transmit Ready. This active high signal indicates that the clock lane is transmitting HS clock.
- **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into “shutdown”, disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
- **TxUlpmClk** (Input): Transmit Ultra Low-Power mode on Clock Lane This active high signal is asserted to cause a Clock Lane module to enter the Ultra Low-Power mode. The lane module remains in this mode until TxUlpmClk is de-asserted.

B.4.2 CSI-2 Clock Lane Receiver

The suggested implementation can be seen in Figure 136.




Figure 136 CSI-2 Clock Lane Receiver

The modular D-PHY components used to build a CSI-2 clock lane receiver are:

- **LP-RX** for the Low-power function
- **HS-RX** for the High-speed function
- **CIL-SCNN** for the Lane control and interface logic

The PPI interface signals to the CSI-2 clock lane receiver are:

- **RxDDRClkHS** (Output): High-Speed Receive DDR Clock used to sample the data in all data lanes.
- **RxClkActiveHS** (Output): High-Speed Reception Active. This active high signal indicates that the clock lane is receiving valid clock. This signal is asynchronous.
- **Stopstate** (Output): Lane is in Stop state. This active high signal indicates that the lane module is currently in Stop state. This signal is asynchronous.
- **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into “shutdown”, disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
- **RxUlpmEsc** (Output): Escape Ultra Low Power (Receive) mode. This active high signal is asserted to indicate that the lane module has entered the ultra low power mode. The lane module remains in this mode with RxUlpmEsc asserted until a Stop state is detected on the lane interconnect.

B.4.3 CSI-2 Data Lane Transmitter

The suggested implementation can be seen in Figure 137.




Figure 137 CSI-2 Data Lane Transmitter

The modular D-PHY components used to build a CSI-2 data lane transmitter are:

- **LP-TX** for the Low-power function
- **HS-TX** for the High-speed function
- **CIL-MUYN** for the Lane control and interface logic

The PPI interface signals to the CSI-2 data lane transmitter are:

- **TxDDRCIkHS-I** (Input): High-Speed Transmit DDR Clock (in-phase).
- **TxByteClkHS** (Input): High-Speed Transmit Byte Clock. This is used to synchronize PPI signals in the high-speed transmit clock domain. It is recommended that both transmitting data lane modules share one TxByteClkHS signal. The frequency of TxByteClkHS must be exactly 1/8 the high-speed bit rate.
- **TxDataHS[7:0]** (Input): High-Speed Transmit Data. Eight bit high-speed data to be transmitted. The signal connected to TxDataHS[0] is transmitted first. Data is registered on rising edges of TxByteClkHS.
- **TxRequestHS** (Input): High-Speed Transmit Request. A low-to-high transition on TxRequestHS causes the lane module to initiate a Start-of-Transmission sequence. A high-to-low transition on TxRequest causes the lane module to initiate an End-of-Transmission sequence. This active high signal also indicates that the protocol is driving valid data on TxByteDataHS to be transmitted. The lane module accepts the data when both TxRequestHS and TxReadyHS are active on the same rising TxByteClkHS clock edge. The protocol always provides valid transmit data when TxRequestHS is active. Once asserted, TxRequestHS should remain high until the all the data has been accepted.
- **TxReadyHS** (Output): High-Speed Transmit Ready. This active high signal indicates that TxDataHS is accepted by the lane module to be serially transmitted. TxReadyHS is valid on rising edges of TxByteClkHS. Valid data has to be provided for the whole duration of active TxReadyHS.

- **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into “shutdown”, disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
- **TxUlpmEsc** (Input): Escape mode Transmit Ultra Low Power. This active high signal is asserted with TxRequestEsc to cause the lane module to enter the ultra low power mode. The lane module remains in this mode until TxRequestEsc is de-asserted.
- **TxRequestEsc** (Input): This active high signal, asserted together with TxUlpmEsc is used to request entry into escape mode. Once in escape mode, the lane stays in escape mode until TxRequestEsc is de-asserted. TxRequestEsc is only asserted by the protocol while TxRequestHS is low.
- **TxCclkEsc** (Input): Escape mode Transmit Clock. This clock is directly used to generate escape sequences. The period of this clock determines the symbol time for low power signals. It is therefore constrained by the normative part of the *MIPI Alliance Standard for D-PHY* [2].

B.4.4 CSI-2 Data Lane Receiver

The suggested implementation can be seen in Figure 138.




Figure 138 CSI-2 Data Lane Receiver

The modular D-PHY components used to build a CSI-2 data lane receiver are:

- LP-RX for the Low-power function
- HS-RX for the High-speed function

- 1574 • CIL-SUYN for the Lane control and interface logic
- 1575 The PPI interface signals to the CSI-2 data lane receiver are:
- 1576 • **RxDDRCIkHS** (Input): High-Speed Receive DDR Clock used to sample the data in all data lanes.
1577 This signal is supplied by the CSI-2 clock lane receiver.
 - 1578 • **RxByteClkHS** (Output): High-Speed Receive Byte Clock. This signal is used to synchronize
1579 signals in the high-speed receive clock domain. The RxByteClkHS is generated by dividing the
1580 received RxDDRCIkHS.
 - 1581 • **RXDataHS[7:0]** (Output): High-Speed Receive Data. Eight bit high-speed data received by the
1582 lane module. The signal connected to RxDataHS[0] was received first. Data is transferred on
1583 rising edges of RxByteClkHS.
 - 1584 • **RxValidHS** (Output): High-Speed Receive Data Valid. This active high signal indicates that the
1585 lane module is driving valid data to the protocol on the RxDataHS output. There is no
1586 “RxReadyHS” signal, and the protocol is expected to capture RxDataHS on every rising edge of
1587 RxByteClkHS where RxValidHS is asserted. There is no provision for the protocol to slow down
1588 (“throttle”) the receive data.
 - 1589 • **RxActiveHS** (Output): High-Speed Reception Active. This active high signal indicates that the
1590 lane module is actively receiving a high-speed transmission from the lane interconnect.
 - 1591 • **RxSyncHS** (Output): Receiver Synchronization Observed. This active high signal indicates that
1592 the lane module has seen an appropriate synchronization event. In a typical high-speed
1593 transmission, RxSyncHS is high for one cycle of RxByteClkHS at the beginning of a high-speed
1594 transmission when RxActiveHS is first asserted. This signal missing is signaled using
1595 ErrSotSyncHS.
 - 1596 • **RxUlpmEsc** (Output): Escape Ultra Low Power (Receive) mode. This active high signal is
1597 asserted to indicate that the lane module has entered the ultra low power mode. The lane module
1598 remains in this mode with RxUlpmEsc asserted until a Stop state is detected on the lane
1599 interconnect.
 - 1600 • **Stopstate** (Output): Lane is in Stop state. This active high signal indicates that the lane module is
1601 currently in Stop state. This signal is asynchronous.
 - 1602 • **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into
1603 “shutdown”, disabling all activity. All line drivers including terminators, are turned off when
1604 Shutdown is asserted. When Shutdown is high, all PPI outputs are driven to the default inactive
1605 state. Shutdown is a level sensitive signal and does not depend on any clock.
 - 1606 • **ErrSotHS** (Output): Start-of-Transmission (SoT) Error. If the high-speed SoT leader sequence is
1607 corrupted, but in such a way that proper synchronization can still be achieved, this error signal is
1608 asserted for one cycle of RxByteClkHS. This is considered to be a “soft error” in the leader
1609 sequence and confidence in the payload data is reduced.
 - 1610 • **ErrSotSyncHS** (Output): Start-of-Transmission Synchronization Error. If the high-speed SoT
1611 leader sequence is corrupted in a way that proper synchronization cannot be expected, this error is
1612 asserted for one cycle of RxByteClkHS.
 - 1613 • **ErrControl** (Output): Control Error. This signal is asserted when an incorrect line state sequence
1614 is detected.
 - 1615 • **ErrEsc** (Output): Escape Entry Error. If an unrecognized escape entry command is received, this
1616 signal is asserted and remains high until the next change in line state. The only escape entry
1617 command supported by the receiver is the ULPM mode.

Annex C (informative)

CSI-2 Recommended Receiver Error Behavior

C.1 Overview

This section proposes one approach to handling error conditions at the receiving side of a CSI-2 Link. Although the section is informative and therefore does not affect compliance for CSI-2, the approach is offered by the MIPI Camera Working Group as a recommended approach. The CSI-2 receiver assumes the case of a CSI-2 Link comprised of unidirectional Lanes for D-PHY Clock and Data Lanes with Escape Mode functionality on the Data Lanes and a continuously running clock. This Annex does not discuss other cases, including those that differ widely in implementation, where the implementer should consider other potential error situations.

Because of the layered structure of a compliant CSI-2 receiver implementation, the error behavior is described in a similar way with several “levels” where errors could occur, each requiring some implementation at the appropriate functional layer of the design:

- *D-PHY Level errors*
Refers to any PHY related transmission error and is unrelated to the transmission’s contents:
 - *Start of Transmission (SoT) errors*, which can be:
 - Recoverable, if the PHY successfully identifies the Sync code but an error was detected.
 - Unrecoverable, if the PHY does not successfully identify the sync code but does detect a HS transmission.
 - *Control Error*, which signals that the PHY has detected a control sequence that should not be present in this implementation of the Link.
- *Packet Level errors*
This type of error refers strictly to data integrity of the received Packet Header and payload data:
 - *Packet Header errors*, signaled through the ECC code, that result in:
 - A single bit-error, which can be detected and corrected by the ECC code
 - Two bit-errors in the header, which can be detected but not corrected by the ECC code, resulting in a corrupt header
 - *Packet payload errors*, signaled through the CRC code
- *Protocol Decoding Level errors*
This type of error refers to errors present in the decoded Packet Header or errors resulting from an incomplete sequence of events:
 - *Frame Sync Error*, caused when a FS could not be successfully paired with a FE on a given virtual channel
 - *Unrecognized ID*, caused by the presence of an unimplemented or unrecognized ID in the header

The proposed methodology for handling errors is signal based, since it offers an easy path to a viable CSI-2 implementation that handles all three error levels. Even so, error handling at the Protocol Decoding Level should implement sequential behavior using a state machine for proper operation.

C.2 D-PHY Level Error

The recommended behavior for handling this error level covers only those errors generated by the Data Lane(s), since an implementation can assume that the Clock Lane is running reliably as provided by the expected BER of the Link, as discussed in *MIPI Alliance Standard for D-PHY* [2]. Note that this error handling behavior assumes unidirectional Data Lanes without escape mode functionality. Considering this, and using the signal names and descriptions from the *MIPI Alliance Standard for D-PHY* [2], PPI Annex, signal errors at the PHY-Protocol Interface (PPI) level consist of the following:

- **ErrSotHS:** Start-of-Transmission (SoT) Error. If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of RxByteClkHS. This is considered to be a “soft error” in the leader sequence and confidence in the payload data is reduced.
- **ErrSotSyncHS:** Start-of-Transmission Synchronization Error. If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error signal is asserted for one cycle of RxByteClkHS.
- **ErrControl:** Control Error. This signal is asserted when an incorrect line state sequence is detected. For example, if a Turn-around request or Escape Mode request is immediately followed by a Stop state instead of the required Bridge state, this signal is asserted and remains high until the next change in line state.

The recommended receiver error behavior for this level is:

- **ErrSotHS** should be passed to the Application Layer. Even though the error was detected and corrected and the Sync mechanism was unaffected, confidence in the data integrity is reduced and the application should be informed. This signal should be referenced to the corresponding data packet.
- **ErrSotSyncHS** should be passed to the Protocol Decoding Level, since this is an unrecoverable error. An unrecoverable type of error should also be signaled to the Application Layer, since the whole transmission until the first D-PHY Stop state should be ignored if this type of error occurs.
- **ErrControl** should be passed to the Application Layer, since this type of error doesn’t normally occur if the interface is configured to be unidirectional. Even so, the application needs to be aware of the error and configure the interface accordingly through other, implementation specific means.

Also, it is recommended that the PPI StopState signal for each implemented Lane should be propagated to the Application Layer during configuration or initialization to indicate the Lane is ready.

C.3 Packet Level Error

The recommended behavior for this error level covers only errors recognized by decoding the Packet Header’s ECC byte and computing the CRC of the data payload.

Decoding and applying the ECC byte of the Packet Header should signal the following errors:

- **ErrEccDouble:** Asserted when an ECC syndrome was computed and two bit-errors are detected in the received Packet Header.
- **ErrEccCorrected:** Asserted when an ECC syndrome was computed and a single bit-error in the Packet Header was detected and corrected.
- **ErrEccNoError:** Asserted when an ECC syndrome was computed and the result is zero indicating a Packet Header that is considered to be without errors or has more than two bit-errors. CSI-2’s ECC mechanism cannot detect this type of error.

1700 Also, computing the CRC code over the whole payload of the received packet could generate the following
 1701 errors:

- 1702 • **ErrCrc:** Asserted when the computed CRC code is different than the received CRC code.
- 1703 • **ErrID:** Asserted when a Packet Header is decoded with an unrecognized or unimplemented data
 1704 ID.

1705 The recommended receiver error behavior for this level is:

- 1706 • **ErrEccDouble** should be passed to the Application Layer since assertion of this signal proves that
 1707 the Packet Header information is corrupt, and therefore the WC is not usable, and thus the packet
 1708 end cannot be estimated. Commonly, this type of error will be accompanied with an ErrCrc. This
 1709 type of error should also be passed to the Protocol Decoding Level, since the whole transmission
 1710 until D-PHY Stop state should be ignored.
- 1711 • **ErrEccCorrected** should be passed to the Application Layer since the application should be
 1712 informed that an error had occurred but was corrected, so the received Packet Header was
 1713 unaffected, although the confidence in the data integrity is reduced.
- 1714 • **ErrEccNoError** can be passed to the Protocol Decoding Level to signal the validity of the current
 1715 Packet Header.
- 1716 • **ErrCrc** should be passed to the Protocol Decoding Level to indicate that the packet's payload data
 1717 might be corrupt.
- 1718 • **ErrID** should be passed to the Application Layer to indicate that the data packet is unidentified
 1719 and cannot be unpacked by the receiver. This signal should be asserted after the ID has been
 1720 identified and de-asserted on the first Frame End (FE) on same virtual channel.

1721 C.4 Protocol Decoding Level Error

1722 The recommended behavior for this error level covers errors caused by decoding the Packet Header
 1723 information and detecting a sequence that is not allowed by the CSI-2 protocol or a sequence of detected
 1724 errors by the previous layers. CSI-2 implementers will commonly choose to implement this level of error
 1725 handling using a state machine that should be paired with the corresponding virtual channel. The state
 1726 machine should generate at least the following error signals:

- 1727 • **ErrFrameSync:** Asserted when a Frame End (FE) is not paired with a Frame Start (FS) on the
 1728 same virtual channel. A ErrSotSyncHS should also generate this error signal.
- 1729 • **ErrFrameData:** Asserted after a FE when the data payload received between FS and FE contains
 1730 errors.

1731 The recommended receiver error behavior for this level is:

- 1732 • **ErrFrameSync** should be passed to the Application Layer with the corresponding virtual channel,
 1733 since the frame could not be successfully identified. Several error cases on the same virtual
 1734 channel can be identified for this type of error.
- 1735 • If a FS is followed by a second FS on the same virtual channel, the frame corresponding to the
 1736 first FS is considered in error.
- 1737 • If a Packet Level ErrEccDouble was signaled from the Protocol Layer, the whole transmission
 1738 until the first D-PHY Stop-state should be ignored since it contains no information that can be
 1739 safely decoded and cannot be qualified with a data valid signal.
- 1740 • If a FE is followed by a second FE on the same virtual channel, the frame corresponding to
 1741 the second FE is considered in error.

- 1742 • If an ErrSotSyncHS was signaled from the PHY Layer, the whole transmission until the first
1743 D-PHY Stop state should be ignored since it contains no information that can be safely
1744 decoded and cannot be qualified with a data valid signal.
- 1745 • **ErrFrameData:** should be passed to the Application Layer to indicate that the frame contains data
1746 errors. This signal should be asserted on any ErrCrc and de-asserted on the first FE.

Annex D (informative) CSI-2 Sleep Mode

D.1 Overview

Since a camera in a mobile terminal spends most of its time in an inactive state, implementers need a way to put the CSI-2 Link into a low power mode that approaches, or may be as low as, the leakage level. This section proposes one approach for putting a CSI-2 Link in a “Sleep Mode” (SLM). Although the section is informative and therefore does not affect compliance for CSI-2, the approach is offered by the MIPI Camera Working Group as a recommended approach.

This approach relies on an aspect of a D-PHY transmitter’s behavior that permits regulators to be disabled safely when LP-00 (Space state) is on the Link. Accordingly, this will be the output state for a CSI-2 camera transmitter in SLM.

SLM can be thought of as a three-phase process:

1. SLM Command Phase. The ‘ENTER SLM’ command is issued to the TX side only, or to both sides of the Link.
2. SLM Entry Phase. The CSI-2 Link has entered, or is entering, the SLM in a controlled or synchronized manner. This phase is also part of the power-down process.
3. SLM Exit Phase. The CSI-2 Link has exited the SLM and the interface/device is operational. This phase is also part of the power-up process.

In general, when in SLM, both sides of the interface will be in ULPM, as defined in *MIPI Alliance Standard for D-PHY* [2].

D.2 SLM Command Phase

For the first phase, initiation of SLM occurs by a mechanism outside the scope of CSI-2. Of the many mechanisms available, two examples would be:

1. An External SLEEP signal input to the CSI-2 transmitter and optionally also to the CSI-2 Receiver. When at logic 0, the CSI-2 Transmitter and, if connected, the CSI Receiver, will enter Sleep mode. When at logic 1, normal operation will take place.
2. A CCI control command, provided on the I2C control Link, is used to trigger ULPM.

D.3 SLM Entry Phase

For the second phase, consider one option:

Only the TX side enters SLM and propagates the ULPM mode to the RX side by sending a D-PHY ‘ULPM’ command on Clock Lane and on Data Lane(s). In the following picture only Data Lane ‘ULPM’ command is used as an example.




Figure 139 SLM Synchronization

D.4 SLM Exit Phase

For the third phase, three options are presented and assume the camera peripheral is in ULPM or Sleep mode at power-up:

1. Use a SLEEP signal to power-up both sides of the interface.
2. Detect any CCI activity on the I2C control Link, which have been in 00 state ({SCL, SDA}), after receiving the I2C instruction to enter ULPM command as per Section D.2, option 2. Any change on those lines should wake up the camera peripheral. The drawback of this method is that I2C lines are used exclusively for control of the camera.
3. Detect a wake-up sequence on the I2C lines. This sequence, which may vary by implementation, shall not disturb the I2C interface so that it can be used by other devices. One example sequence is: StopI2C-StartI2C-StopI2C. See section 6 for details on CCI.

A handshake using the 'ULPM' mechanism in the as described in *MIPI Alliance Standard for D-PHY* [2] should be used for powering up the interface.