James Huang ECE121 Midterm Honor code: June Juny VART was created to solve problems with seperate CPU system communicating with each other. It also is used for serral communication. Stop Ide Idie - No parity bit Skit data 2. When UART doesn't recognize start space or when VART wrongly recognize start space. This leads to UART recogning data that shouldn't be duta, or not reading data when there is data. This sync error can be caused by noise and distortion in the signal. 3. Jimplex, when data transmission is unidirectional Half duplex, data transmission is bidirectional, but court occur at the same time. Full dyplex, data transmission is pidirectional, and it can occur at the same time 4. Data bus, it transmit data in and out of the CPU to its peripherals. This allows the CPU to read/write data from memory to other devices connected to it (Birectional) Address bus, this transmit the specific memory address where data should be read/write to. The CPU assigns the address to memory Without this, CPV have no way to directly access the memory, and cannot perform memory management. It is unidirectional, carries the binary address for minning.

Control bis, this transmit all the command signals to other peripherals, such as interrupts and clock signals. It controls the bu activities from the CPV, and It is needed to control flow of data and its operations. Solld logic level refers to logic O or 1. In terms voltages, these logic levels are represented by a range voltages. Tri-state level is not a solid logic O or I, ran be any voltages depending on the arcuit, retered as "high-impedance" or Z, It is basically disconnected, not high or - logicil lugic 0 IT 20 30 40 6. VART is asynchrous, doesn't use the CIK, instead it uses baudrate. This is set by the transmit and receive devices to ensure synchronization. It uses start and stop bit to recognize data. For SPI, a clack line is used to synchronize data between master and slave. The master generates to clock, and controls when data transmits. It can also have multiple gaves to one master, 7. Bus contention is when multiple devices tries to add/control the same bus at the same time. This can lead to incorrect data and possible damages to the hardware A tri-State buffer is used to shive this problem. It acts like a switch for devoces, it can top in or top out of the bus. This makes sure only one device is using the bus at a time.

	Vont = VPD (1-e PDCL) Rpu=4.7KN VD=3.3V VIH=2.7 VII=0.5
8	Vont = Vpp (1-e Rpu = 4.7 KA Vpp = 3.3 V VIH = 2.7 VII = 0.5
	CL=15PF
	- t
	trise = t2.7V - t0.5V 2.7V = 3.3V(1-e4700a(1.5x10-11)F)
	t=1.20×10-7s
	trise = 1.20×10-35 - 1.16×10-85
1	0.5V = 3.3V (1- e 4700 & (1.5×10-11)F)
	trise = 1.084×10-75
	= 108 ns tos = 1.16×10-8s
	124
(7. $V_{BEON} = 0.7V$ $V_{CESAT} = 0.3V$ overdrive = 10 $V_{CESAT} = 0.3V$
	+3.3 PB + +
	$0.015 A = \frac{12V - 2.5V - 0.3V}{1.000}$
	VOE = Rc
	Rc = 613.33 -A
	$R = \frac{3.3V - 0.7V}{-5200}$
	$I_{B(Eos)} = \frac{0.015A}{3.0} = 0.005A$
	occus, y
	IB = 10 (0.005A) = 0.005A
	10.3.34 13.24 19215 $14 = 3.24 - 2.24 = 14$
	13.2V } logic NML = 0.5V-0.3V = 0.2V
Noise	Lundefined
Margin	Notes must be and important because
	10.50 3 logic 0 it gives a range of voltage to define
	logic O or 1. It doesn't need a specific
	voltage, which would be hard to do.
	This compensates for noise in signals.
9	slight distortion can still be defined
	correctly.
5	