

# 6502 Subset Curriculum

James Lepone

## Problem

- Currently Two Processing Classes
  - ▷ Processors II
  - ▷ C & Data Structures (Assembly Portion)



## Problem

- Processors and Data Structures are similar, but not connected
- Desire to connect the classes
  - ▷ Prior understanding
  - ▷ Complex programs
  - ▷ More interest


## Solution

- Create a new curriculum for Processors II
- Based on 6502 from C & Data Structures
- Students will:
  - ▷ Build the 6502 subset - Milestones
  - ▷ Create/run programs on said processor
  - ▷ Expand (Opcodes & More Circuitry)

# Mentor


- Mr. Ben Isecke

- ▷ Teacher of Computer Science at BCA
- ▷ Runs the current Processors I & Processors II Classes
- ▷ Works closely with Mr. Respass, who teaches C & Data Structures



# Stages of Project Development


- Stage One: Research
  - ▷ Physical model of the Redeemer College processor
  - ▷ Research 6502 and determine a proper subset to be built



What is the Random Control Logic in the 6502?

I am currently developing a subset of the 6502 in Logisim and at the current stage I am determining which parts to implement and what can be cut out. One of my main resources is [Hanson's Block Diagram](#).

I am currently trying to determine how exactly the instructions are decoded into the control lines. In the diagram below, there are two parts, the Decode ROM and the Random Control Logic.



1 Answer

active oldest votes

I'm on the outskirts of my knowledge here, but my understanding is that the PLA decode ROM outputs its 160 control signals as a function of mode and cycle, and the random logic is a purely functional unit that takes the PLA output as input in order to control the rest of the chip. I think you could combine the two into a single ROM; from looking at the die shot the random logic is about twice as large as the PLA so my guess would be that time/cost considerations, possibly including intelligent task subdivision and almost certainly including a calculation of debugging time as the 6502 was laid out literally by hand, using pen and ruler, led to the combined approach.

share edit flag

answered Nov 8 '17 at 14:25



Tommy  
90.2k 11 151 178

Thanks so much, that really helps. – [James Lepone](#) Nov 9 '17 at 15:05

add a comment

# Stages of Project Development

# Stage Two: Building & Programming




## Stages of Project Development

- ▷ Stage Three: Develop Curriculum
  - ▷ Create a Milestone Style assignment system for the developed subset


# Technical Overview

Processor Design




# Technical Overview - Processor Design


Circuits:



# Sum




# And




# And More...


# ALU




## Busses




## Infrastructure





# Technical Overview


Processor Code



ROM Chips (Red), Control Lines (Blue)

# Technical Overview - Processor Code

Utilized an excel spreadsheet to program these control lines.



## Control Lines

Padding
D/DL
ADRCTL
ITRCTL
PROM/AROM DI
LDRAM
IR5
IDL 7
IDL 6
IDL 5
IDL 4
IDL 3
IDL 2
IDL 1
IDL 0
N/DB
V/SB
Z/DB
C/DB
IPC/DB
IPC/IPC
IPC/ADL
ADH/IPC
ADU/IPC
SB/PCL
IDL/ADH
IDL/ADL
IDL/DB
ADU/ABL
ADH/ABH
SB/ADH

## Addressing

Mem	Binary	Hex Command
0	0	0 BRK impl
1	0	0
2	0	0
3	0	0
4	0	0
5	0	0
6	0	0
7	0	0
8	0	0
9	0	0
A	0	0
B	0	0
C	0	0
D	0	0
E	0	0
F	0	0
10	1	1 BPL rel
11	0	0
12	0	0
13	0	0
14	0	0
15	0	0
16	0	0
17	0	0
18	111	7 CLC impl
19	0	0
1A	0	0
1B	0	0
1C	0	0
1D	0	0

## Technical Overview - Processor Code

## Instruction

## Milestones

- How can I get the students to build what I built?
- Small, self-guided tasks that students use as a guide towards building the processor

# Milestone 1

## ALU and Its Components

If the processor was a being then the ALU would be the heart, this is the part of the processor that handles all of the math, which essentially is what a processor does at its core. This means that the first step in our journey to build the 6502 processor begins by building the ALU. Note that the 6502 uses 8 bit busses, unless otherwise noted.

### Step 1: The Main Components

There are 6 main operations that the 6502 ALU handles.

1. SUM - Adds two numbers together (binary addition)
2. AND - Bitwise AND of the two inputs
3. OR - Bitwise OR of the two inputs
4. XOR - Bitwise XOR of the two inputs
5. SR A - Shifts the binary (of input A) one to the right
6. SR B - Shifts the binary (of input B) one to the right

*LogiSim has many of these components built already, just add the inputs and output.*

Expected Output

Control 1	Control 2	Control 3	Output
0	0	0	SUM
0	0	1	AND
0	1	0	OR
0	1	1	XOR
1	0	0	SRA
1	0	1	SRB
1	1	0	A
1	1	1	B

These main components (hmm, maybe we can make these into subcircuits?) make up the ALU, along with some infrastructure built upon it.


### Step 2: The Infrastructure

In order to finish the ALU, one must add a way of selecting one of the functions from the rest (utilizing some control bits) and also output the carry out and overflow of the function that was used (if it applies).

Tasks For This Milestone:

1. Build the 6 main components of the ALU in separate circuits.
2. Add these to your main ALU circuit
3. Hook these (main components) into something that can select one of them using some control bits
4. Add your inputs and outputs
5. Add circuit to detect overflow
6. Design the final ALU subcircuit.

Your final circuit should look something like this:



## Future Modifications

- Simplification of Processor Design
- Developing more Opcodes
- Further development of lessons (milestones)
  - ▷ Tailor to students reactions next year

# Future Potential


- Building a physical model of the processor
- Add all versions of core opcodes

HI	LO-NIBBLE															
	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
00	BRK impl	ORA X,ind				ORA zpg	ASL zpg		PHP impl	ORA #	ASL A			ORA abs	ASL abs	
10	BPL rel	ORA ind,Y				ORA zpg,X	ASL zpg,X		CLC impl	ORA abs,Y				ORA abs,X	ASL abs,X	
20	JSR abs	AND X,ind			BIT zpg	AND zpg	ROL zpg		PLP impl	AND #	ROL A		BIT abs	AND abs	ROL abs	
30	BMI rel	AND ind,Y				AND zpg,X	ROL zpg,X		SEC impl	AND abs,Y				AND abs,X	ROL abs,X	
40	RTI impl	EOR X,ind				EOR zpg	LSR zpg		PHA impl	EOR #	LSR A		JMP abs	EOR abs	LSR abs	
50	BVC rel	EOR ind,Y				EOR zpg,X	LSR zpg,X		CLI impl	EOR abs,Y				EOR abs,X	LSR abs,X	
60	RTS impl	ADC X,ind				ADC zpg	ROR zpg		PLA impl	ADC #	ROR A		JMP ind	ADC abs	ROR abs	
70	BVS rel	ADC ind,Y				ADC zpg,X	ROR zpg,X		SEI impl	ADC abs,Y				ADC abs,X	ROR abs,X	
80		STA X,ind				STY zpg	STA zpg	STX zpg	DEY impl		TXA impl	STY abs	STA abs	STX abs		
90	BCC rel	STA ind,Y				STY zpg,X	STA zpg,X	STX zpg,Y	TYA impl	STA abs,Y	TXS impl			STA abs,X		
A0	LDY #	LDA X,ind	LDX #			LDY zpg	LDA zpg	LDX zpg	TAY impl	LDA #	TAX impl	LDY abs	LDA abs	LDX abs		
B0	BCS rel	LDA ind,Y				LDY zpg,X	LDA zpg,X	LDX zpg,Y	CLV impl	LDA abs,Y	TSX impl	LDY abs,X	LDA abs,X	LDX abs,Y		
C0	CPY #	CMP X,ind				CPY zpg	CMP zpg	DEC zpg	INY impl	CMP #	DEX impl	CPY abs	CMP abs	DEC abs		
D0	BNE rel	CMP ind,Y					CMP zpg,X	DEC zpg,X	CLD impl	CMP abs,Y				CMP abs,X	DEC abs,X	
E0	CPX #	SBC X,ind				CPX zpg	SBC zpg	INC zpg	INX impl	SBC #	NOP impl	CPX abs	SBC abs	INC abs		
F0	BEQ rel	SBC ind,Y					SBC zpg,X	INC zpg,X	SED impl	SBC abs,Y				SBC abs,X	INC abs,X	

## Reflections

**THINK**

**MEASURE  
TWICE  
CUT ONCE**



SmartSign.com • 800-952-1457 • S-7896

# Thank You!

Thank you for your attention!

Special Thanks To:

Mr. Isecke

Mr. Respass

The Stack Overflow Community

The Bergen County Academies