FARSEER - WHOLE BOARD SCHEMATIC

In-car race telemetry module. PIC18F67Q84 + BG96-MS Mini PCIe (LTE-A Cat-M1 / NB-IoT / GNSS) + NEO-M9N GNSS

Sheet 0 is the system overview and the cross-board net list. Sheets A-D are the four detail schematics, unchanged, each generated from its own script and matching its own BOM 1:1.

(0) SYSTEM OVERVIEW - every inter-block connection. Pin numbers: U1 = 48-pin TQFP; J1 = 52-pin Mini PCIe edge; U4 = 24-pin LCC. Wires that cross WITHOUT a dot are not connected.



CROSS-BOARD NET LIST - every signal crossing a block boundary. No level shifters anywhere; the cast's UART and control pins are 3.3 V and the NEO shares the PIC's rail.

U1 ↔ J2 BG96-MS Mini PCIe socket

CELL_RX	RC4 / U1 pin 12 (UART_TX)	230 short wanks
CELL_TX	RC5 / U1 pin 13 (UART_RX)	230 short wanks
CELL_RTS	RC6 / U1 pin 14 (UART_CTS)	0Ω
CELL_CTS	RC7 / U1 pin 15 (UART_RTS)	0Ω
CELL_PERST	RB0 / U1 pin 21 (PERSTn)	open drain, 3.3 K ↑
CELL_W_DIS	RB1 / U1 pin 22 (W_DISABLE_N)	0Ω, NEO sleep

Card is self-contained: on-card VREF regulator, RF/SIM decoupling, LNA/4.1 ns BG95/ Mini PCIe pinout. The one module-level 3V3 rail (shared Sparky + NEO) always ≥ 3.1 V by the MCP1700 drop-out floor.

U4 ↔ U1 + J1 + J2 NEO-M9N

GNSS_TX	RC0 out5 -> U4 pin 21 TXD	
GNSS_RX	RC1 in <- U4 pin 22 RXD	
GNSS_1PPS	RC2 in <- U4 pin 3 TIMEPULSE	100R inline
GNSS_RESET_N	RC3 out -> U4 pin 4 RESET_N	100R series, 10 K ↑ to 3V3

No hardware flow control (wires to the NEO-M9N TXD/RXD only). Default 9600 8N1 NMEA; UBX-CFG-PRT raises it to 38400 at boot. Host must send UBX-CFG-RST hot-start after any supply-rail dip to bring a position fix in less than 1 s.

U1 ↔ U3 + J_dbg/ console and programming

DBG_TX	RC4 (SIO -> U5 RXD 22)	220 short wanks
DBG_RX	RC5 (SIO <- U5 TXD 23)	220 short wanks
ICSPDAT	RB7 / U1 pin 1 (PGD)	0Ω
ICSPCLK	RB6 / U1 pin 2 (PGC)	0Ω
MCLR_N	10 K ↑ 3V3_SYS	
3V3_SYS	U3 VOUT -> U1 pin 24 (VDD)	100nF short
GND	U3 GND -> U1 pin 5 (VSS)	10 uF + 100 nF MLCC

U1 PIC internal oscillator, no XTAL. Fast enough for 115200 UART and 1 MHz SPI. Programmed via ICSP header J_PGM.

U1 ↔ U4 + U3 + J_dbg/ reminder and programming

DBG_TX	RC4 (SIO -> U5 RXD 22)	220 short wanks
DBG_RX	RC5 (SIO <- U5 TXD 23)	220 short wanks
ICSPDAT	RB7 / U1 pin 1 (PGD)	0Ω
ICSPCLK	RB6 / U1 pin 2 (PGC)	0Ω
MCLR_N	10 K ↑ 3V3_SYS	
3V3_SYS	U3 VOUT -> U1 pin 24 (VDD)	100nF short
GND	U3 GND -> U1 pin 5 (VSS)	10 uF + 100 nF MLCC

U1 PIC internal oscillator, no XTAL. Fast enough for 115200 UART and 1 MHz SPI. Programmed via ICSP header J_PGM.

Wake-up: nINT_IN = 1 -> UC15 -> runs (independent supply). SVS_CELL absorbs the BG95's 2.7 A LDO bursts. 3V3_SYS stays quiet for the PIC, the NEO-M9N and the USB bridge, as a transmit burst cannot brown out the MCU or the GNSS receiver. SVS_CELL is 3.3 V and must stay 3.3 V - raising either one breaks cross-rail logic levels. Single ground plane throughout.

BOOT ORDER: Boot J1 is always enabled, so the PIC and the NEO-M9N come up together and run most of their init in parallel. Each 4-5 s J2 pull-down holds the modem off while the PIC is in reset. Do NOT boot J2 first and J1 second: the PIC will fight and the card pulls down - there is no PWRKEY to help recovery. PIC RESET is a hard reset; CELL_PWR_EN high and the card pulls down - there is no PWRKEY to help recovery.

PASSIVE SAFETY: 0 Ω, 100Ω(s) here, connections are made by NEO-M9N, TWO other than by long wires, and the same may only on the 3Ns a By spare net. 3V3_SYS on sheet 0 is the same copper as 3V3_SYS on sheets D and B. Reference designators only are printed; component values live in the matching BOM transcription. Pin-budget and PCB checks: instructions-and-pull-budget.md.

(A) POWER RAILS (component values in power-supply-tool.md)



(B) MCU SUPPORT (component values in mcu-support-circuit.txt)


FARSEER MCU SUPPORT CIRCUIT - PIC18F67Q84, 48-pin TQFP
Every resistor and capacitor shown by VALUE next to the reference designator. MPN / status / cost: mcu-bom.txt
All pin numbers are the 48-pin TQFP column (DS40002001DP Figure 3-1 / Table 3-2).
(1) U1 PIC18F67Q84-I/PT - solely connected pin
U1 PIC18F67Q84-I/PT 48-pin TQFP
RF0 CELL_TX to U5 RXD - console TX (U1 TX)
RF1 CELL_RX from U5 TXD - console RX (U1 RX)
RF2 GNSS_RX to NEO-M9N pin 21 TXD (UART2)
RD1 GNSS_TX from NEO-M9N pin 22 TXD (UART2)
RB3 GNSS_RESET to NEO-M9N pin 4 RESET_N, open-drain
RC2 GNSS_1PPS from NEO-M9N pin 3 TIMEPULSE (CCP1 capture)
RF4 CELL_RX to pin 12 UART_TX (UART2)
RF5 CELL_TX from pin 13 UART_RX (UART2)
RF6 CELL_CTS from pin 14 UART_RTS (UART2), Opt.
RF7 CELL_RTS to pin 15 UART_CTS (UART2), Opt.
RB0 CELL_PERST to PERSTn, open-drain
RB1 CELL_W_DIS to pin 22 W_DISABLE_N, Opt.
RB2 CELL_IN from pin 17 IN (INT2), Opt.
RA2 CELL_PWR_EN to fuse 6 EN - HIGH = run
RB6 ICSPCLK ← to J_dbg pin 5 - keep clear of everything else
RB7 ICSPDAT ↔ to J_dbg pin 4 - keep clear of everything else
RF3 LED5 status LED, drives low to light
VDD
VSS
MCLR_N
3V3_SYS
3V3_SYS
MCLR_N
(2) NEO-M9N RESET NETWORK (DS40002001DP Figure 4-1)
3V3_SYS
MCLR_N
to U1 pin 26 (RB3 / VPP)
U1 - small hand R for programmer clipping to the RC (Figure 4-2). Fit to part no 1 and cable the small clip to Vtar.
All three parts within 6 mm of pin 26 (4, 5, 6). out1 -> U1 MCLR and R_out2 -> VCC/Vtar and R_out3 -> VCC/Vtar as dedicated nets, no aggregation. R_out1: kept the cut(1) 1 mm, 100 ohm from the PIC to keep the ESD/EOS clamp effective. The Curiosity Nano schematic uses 100 ohm here; 10 kΩ is the MPLAB X default. Programmer: PICkit 5 or MPLAB Snap.
(3) MCLR RESET NETWORK (DS40002001DP Figure 4-1)
3V3_SYS
10 kΩ pull-up
MCLR_N
to U1 pin 26 (RB3 / VPP)
U1 - small hand R for programmer clipping to the RC (Figure 4-2). Fit to part no 1 and cable the small clip to Vtar.
(4) ICSP PROGRAM + DEBUG HEADER - PCKet 5 (Microchip PICkit protocol, Figure 4B-1 / 4B-2)
J_dbg 5-pin 0.1" in header
VPP
VDD_T
VSS
PGD
PGC
NC
MCLR_N
3V3_SYS
ICSPDAT
ICSPCLK
to U1 RB7, pin 18
to U1 RB6, pin 19
no connect
DS40001DP 4.4 is strongly silent what MUT to add: no pull (VPP), ground, or capacitors on ICSPCLK / ICSPDAT. Keep traces short and away from noisy nets. Figure 4B-1 shows the 5-pin header; Figure 4B-2 shows the 6-pin header with the optional VBUS pin. Pin 1 is square.
THIS BLOCK IS EXTRA PROGRAMMING AND DEBUGGING, permanently, not a manufacturing fixture. The device offers Code Protection (CP) and Write Protection (WPROT) fuses. Before shipping, set CP=1 and WPROT=1 in a debug session and no board change is needed. ICSPCLK for an afterthought. Still leave the 5-pin header and the 100 Ω series resistor in place so a PICkit 5 can re-flash a unit in the field if needed. Volume 0 - Volume Age voltage OFF when host down or, set low, OR programming can work SD Cards.
(5) DEBUG CONSOLE - USB-C to CP2102N-A02-GQFN28, CDC virtual COM port (console half of the Curiosity Nano debugger, DS50003071 5.1.2)
Double-TIED (UART2 +CP2102N 2.0, 10- host? de_n 2.x? 3 at 10 pin 8 - all signal 3 wanted, see VBUS_DET note) (NEO_VCC net)
J_dbg USB-C - 16-pin, USB 2.0 only
VBUS
D+
D-
CC1
CC2
GND
SHELL
VBUS_DET
R_dbg1 5.1 kΩ ±1%
R_dbg2 5.1 kΩ ±1%
C_dbg1 100 nF
C_dbg_USB_CN_HRO4 SOT-23-6
IO1
IO1b
IO2
IO2b
VBUS
GND
USB_DP
USB_DM
U5 CP2102N-A02-GQFN28
D+
D-
VBUS
VREGIN
VDD
GND
RSTb
TXD
RXD
VIO
USB_DP
USB_DM
VBUS_DET
3V3_SYS
3V3_SYS
3V3_SYS
R_out1 27 Ω ±1%
R_out2 27 Ω ±1%
R_out3 10 kΩ
R_dbg3 1 kΩ
R_dbg4 10 kΩ
R_shield 1 Ω
C_dbg1 100 nF
C_dbg2 1 µF
C_dbg3 4.7 µF
C_dbg4 100 nF
C_dbg5 100 nF
C_dbg6 100 nF
C_dbg7 100 nF
to U1 RF1 - pin 17 (U1RX)
to U1 RF0 - pin 16 (U1TX)
from U1 RF6 - pin 36 (U1CTS)
1 kOhm to VIO - required in all cases
J_dbg USB-C - 16-pin, USB 2.0 only
pin 1 GND - to GND_DBG
pin 2 VBUS - to VBUS_DET -> R 10k/2k pin 3
pin 3 D+ - to USB_DP
pin 4 D- - to USB_DM
pin 5 CC1 - to GND_DBG via R_dbg1 5.1 kΩ ±1%
pin 6 CC2 - to GND_DBG via R_dbg2 5.1 kΩ ±1%
pin 7 SHELL - to GND_DBG via R_shield 1 Ω, C_shield 100 nF
R_shield 1 Ω
C_shield 100 nF
R_shield - 1 Ω, shield. ESD reaches ground. Ref the cap. Source end of the cable at the connector.
I/O can force 3V3_SYS, NOT from VBUS. This is CP2102N Figure 5.3 (internal) in 2 regulator revised, as VREGIN is tied to 3V3 (Figure 5.2) self-powered USB. VBUS reaching the 3V3SD. Pin 19 is NC. The host-provided Figure 2.1