### **Lab4 Notebook**

### --Jiajun

## 1) Comment on LFSR & 7-segment LED display.

Using for flip-flop outputs XORed together and fed back to the input of the shift register, we could construct the Linear Feedback Shift Register. The LFSR is used to generate the pseudorandom number. In this experiment, for the output q with eight bits, the feedback input would be  $din = q[1]^q[2]^q[3]^q[7]$ , the other bit just shift to left. What's more, we need a clock divider to set up the appropriate time. Instead of using the big counter(about 27 bit), here we could implement it with four small integer. The calculation would be

Output Frequency = 100000000/(2\*(TIMECONST^4))

In order to make time make the module reuseable, we will set TIMECONST as a parameter which can be adjusted easily for different frequency clock.

For the seven segment design, we first need to convert the display number to the corresponding segment. So we first create a module, the module would transfer the 4-bit input into the 7 segment output. Since for the 7-segment display, the board could only show one digit each time, this would be controlled by the 4-bit activate, in which "1110" only enable the forth segment, "1101" would only enable the third segment and so on. However, actually human-eye would consider the high-frequency display as the continuous image, thus we just need to set up a propriate clock and change the activate number between "1101" and "1110", we could achieve the function. In my code, I add "1011" and "0111" for the further use. It would be shown on the testbench. The most impressive process in my debug is the usage of module. Different from the "function" we used in other program language, one module represents for the basic design block, it is not allowed to instantiate the module repeatedly in the always statement. The solution is, we could use more registers to store the corresponding variable, and instantiate it outside the always statement. Last but not least, for the 8 switches input, we just need to set the seed as input and modify the constrain file like the lab2.

2) (a) RTL file (Time\_divider, LFSR, 7-segement display, top mpdule

```
module lfsr(
     output reg [7:0] q,
     input [7:0] seed,
     input rst,
     input clock
     );
     assign din = q[1]^q[2]^q[3]^q[7];
     always@(posedge clock)
     begin
         if (rst)
              q <= seed;
          else
             begin
                  q[0] <= din;
                  q[1] <= q[0];
                  q[2] <= q[1];
                  q[3] \leftarrow q[2];
                  q[4] \leftarrow q[3];
                  q[5] <= q[4];
                  q[6] \leftarrow q[5];
                  q[7] <= q[6];
              end
     end
endmodule
```

Figure 1 LFSR design

```
module clock_divider(cout, cin);
input cin;
output cout;
parameter timeconst = 60;//constant
  integer count0;
  integer count1;
  integer count2;
  integer count3;
  reg d;
  reg cout;
```

```
initial begin
  count0=0;
  count1=0;
  count2=0;
  count3=0;
  d = 0;
  end
  always @ (posedge cin )
  begin
  count0 <= (count0 + 1); if
  ((count0 == timeconst))
  begin
  count0 <= 0;
  count1 <= (count1 + 1);
  end
  else if ((count1 == timeconst))
  begin
  count1 <= 0;
  count2 <= (count2 + 1);
  end
  else if ((count2 == timeconst))
  begin
  count2 <= 0;
  count3 <= (count3 + 1);
  end
  else if ((count3 == timeconst))
  begin
  count3 <= 0;
  d \leq \sim (d);
  end
  cout <= d;
  end // end always
endmodule
```

```
module led_segment(
    input [3:0] digit,
    output reg [6:0] seven segl
    always @(digit)
    begin
        //activate <= 4'b1110;
        case (digit)
             4'b0000 : seven segl <= 7'b00000001;
             4'b0001 : seven_segl <= 7'b1001111;
             4'b0010 : seven_seg1 <= 7'b0010010;
             4'b0011 : seven_seg1 <= 7'b00000110;
             4'b0100 : seven_segl <= 7'b1001100;
             4'b0101 : seven_seg1 <= 7'b0100100;
             4'b0110 : seven seg1 <= 7'b01000000;
             4'b0111 : seven seg1 <= 7'b0001111;
             4'bl000 : seven_segl <= 7'b00000000;
             4'bl001 : seven_segl <= 7'b0000100;
             4'b1010 : seven_seg1 <= 7'b00000010;
             4'bl011 : seven_seg1 <= 7'bl1000000;
             4'bl100 : seven_seg1 <= 7'b0110001;
             4'bl101 : seven_segl <= 7'bl000010;
             4'bl110 : seven_segl <= 7'b01100000;
             4'blll1 : seven_seg1 <= 7'b0111000;
        endcase
    end
endmodule
```

Figure 2 7-segment display module (Convert the 4-bit input to 7-bit output)

```
√module lab4_top(
   output [7:0] q,
   input clk,
   input rst,
   input [7:0] a,
   output [6:0] seven_seg1,
   output reg [3:0] Activate
    wire cout;
                 //Used to connect the clock_divider and LFSR
    wire coutl;
    reg [1:0] counter = 2'b00;
    reg [3:0] display;
    clock_divider CDIV(cout,clk,65);
    lfsr LFSR(q,a,rst,cout);
     clock_divider CDIV1(cout1,clk,6);
     always @ (posedge coutl)
     begin
       if (counter > 2'bll) counter = 2'b00;
       counter =counter+1;
         case (counter)
        2'b00: begin
            Activate = 4'bll11;
            // activate LED1 and Deactivate LED2, LED3, LED4
            end
        2'b01: begin
```

```
end
2'bl0: begin
    Activate = 4'bl101;
    // activate LED3 and Deactivate LED2, LED1, LED4
    display = q[7:4];
    end
2'bl1: begin
    Activate = 4'bl110;
    // activate LED4 and Deactivate LED2, LED3, LED1
    display = q[3:0];
    end
    endcase
end

led_segment LS(display,seven_segl);

endmodule
```

Figure 3 lab4\_top file (The main module in this lab)

### (b) Testbench showing

```
C:/Users/guan0138/Desktop/project_4/project_4.srcs/sim_1/new/lab4_toptb.v
       'timescale lns / 100ps
25 wire [7:0] q;
26
      reg clk;
27
       reg clk 2;
28 29
      reg[7:0] seed;
      reg rst;
30
      reg[1:0] counter = 0;
31 reg[3:0] Activate = 0;
   32
      reg[3:0] display = 0;
//
  33
      lfsr lf(q, seed, rst, clk);
34
35 always #30 clk = ~clk;
   36
0
  37
      always #3 clk_2 = ~clk 2;
38
   39 initial begin
   40 clk = 0;
   41 clk_2 = 0;
   42 seed = 8'b00000001;
   43
      rst = 1;
   44
      rst = #40 0;
   45
      end
   46
   47
          always @(posedge clk_2)
   48
          begin
   49
             if (counter > 2'bll) counter = 2'b00;
   50
            counter =counter+1;
   51
   52
              case (counter)
   53
              2'b00: begin
   54
                 Activate = 4'b0111;
   55
                  // activate LED1 and Deactivate LED2, LED3, LED4
   56
                  end
```

```
2'b10: begin
    Activate = 4'b1101;
    // activate LED3 and Deactivate LED2, LED1, LED4
    display = q[7:4];
    end

2'b11: begin
    Activate = 4'b1110;
    // activate LED4 and Deactivate LED2, LED3, LED1
    display = q[3:0];
    end
    endcase
end

//led_segment LS(display,seven_seg1);

endmodule
```


Figure 4 Testbench file

### 3. New Constrain file

```
1 # contraints file (.xdc file) for lab 4
 2 # Clock signal
 3 set property PACKAGE_PIN W5 [get ports clk]
 4 set property IOSTANDARD LVCMOS33 [get ports clk]
 5 #create_clock -add -name sys_clk_pin -period 10.00 -waveform (0 5) [get port
 6 # leds
7 set_property PACKAGE_PIN U16 [get_ports {q[0]}]
 8 set property IOSTANDARD LVCMOS33 [get ports {q[0]}]
 9 set property PACKAGE_PIN E19 [get ports {q[1]}]
10 set property IOSTANDARD LVCMOS33 [get ports {q[1]}]
11 set property PACKAGE_PIN U19 [get_ports {q[2]}]
12 set property IOSTANDARD LVCMOS33 [get ports {q[2]}]
13 set property PACKAGE_PIN V19 [get ports {q[3]}]
14 set property IOSTANDARD LVCMOS33 [get ports {q[3]}]
15 set property PACKAGE_PIN W18 [get ports {q[4]}]
16 set_property IOSTANDARD LVCMOS33 [get_ports {q[4]}]
17 set property PACKAGE_PIN U15 [get_ports {q[5]}]
18 set property IOSTANDARD LVCMOS33 [get ports {q[5]}]
19 set property PACKAGE_PIN U14 [get ports {q[6]}]
20 set_property IOSTANDARD LVCMOS33 [get_ports {q[6]}]
21 set property PACKAGE_PIN V14 [get ports {q[7]}]
22 set property IOSTANDARD LVCMOS33 [get ports {q[7]}]
23 set property PACKAGE_PIN W7 [get ports {seven_seg1[6]}]
24 set property IOSTANDARD LVCMOS33 [get ports {seven_segl[6]}]
25 set_property PACKAGE_PIN W6 [get_ports {seven_seg1[5]}]
     set property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[5]}]
27 set property PACKAGE_PIN U8 [get ports {seven_segl[4]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[4]}]
29 set_property PACKAGE_PIN V8 [get_ports {seven_segl[3]}]
    set property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[3]}]
31 set property PACKAGE_PIN U5 [get ports {seven_seg1[2]}]
32 set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[2]}]
33 set property PACKAGE_PIN V5 [get ports {seven_segl[1]}]
     set property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[1]}]
35 set property PACKAGE_PIN U7 [get_ports {seven_seg1[0]}]
```

```
37 set property PACKAGE_PIN U2 [get ports {Activate[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Activate[0]}]
39 set property PACKAGE_PIN U4 [get ports {Activate[1]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Activate[1]}]
41 set property PACKAGE_PIN V4 [get ports {Activate[2]}]
42 set property IOSTANDARD LVCMOS33 [get ports {Activate[2]}]
43 set property PACKAGE_PIN W4 [get ports {Activate[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Activate[3]}]
44
45
46 set property PACKAGE_PIN V17 [get ports {a[0]}]
47 set property IOSTANDARD LVCMOS33 [get ports {a[0]}]
48 set property PACKAGE_PIN V16 [get ports {a[1]}]
49 set property IOSTANDARD LVCMOS33 [get ports {a[1]}]
50 set property PACKAGE_PIN W16 [get ports {a[2]}]
51 set property IOSTANDARD LVCMOS33 [get ports {a[2]}]
52 set_property PACKAGE_PIN W17 [get_ports {a[3]}]
53 set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
54 set property PACKAGE_PIN W15 [get ports {a[4]}]
55 set property IOSTANDARD LVCMOS33 [get ports {a[4]}]
56 set property PACKAGE_PIN V15 [get ports {a[5]}]
57 set property IOSTANDARD LVCMOS33 [get ports {a[5]}]
58 set property PACKAGE_PIN W14 [get_ports {a[6]}]
59 set property IOSTANDARD LVCMOS33 [get ports {a[6]}]
60 set_property PACKAGE_PIN W13 [get_ports {a[7]}]
61 set_property IOSTANDARD LVCMOS33 [get_ports {a[7]}]
62 #Buttons
63 set property PACKAGE_PIN U18 [get ports rst]
64 set property IOSTANDARD LVCMOS33 [get ports rst]
66
67
68
69
      create_clock -period 20.000 -name clk -waveform {0.000 10.000}
      set_input_delay -clock [get_clocks clk] 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
70
      set output delay -clock [get clocks clk] 0.000 [get ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
```

### 4. New report a) schematic



# b) Utilization report

#### 2. Slice Logic Distribution

Site Type	1	Used	1	Fixed	Available	1 1	Util%
Slice	i	94	i	0	8150	i	1.15
SLICEL	1	82	1	0	1	1	
SLICEM	1	12	1	0	1	1	
LUT as Logic	1	100	1	0	1 20800	1	0.48
using 05 output only	1	0	.1		1	L	
using 06 output only	1	91	1		1	1	
using 05 and 06	1	9	1		1	1	
LUT as Memory	1	0	1	0	9600	1	0.00
LUT as Distributed RAM	1	0	1	0	1	1	
LUT as Shift Register	1	0	1	0	1	1	
LUT Flip Flop Pairs	1	19	1	0	1 20800	1	0.09
fully used LUT-FF pairs	1	2	Î		1	1	
LUT-FF pairs with one unused LUT	1	13	J		1	Ţ	
LUT-FF pairs with one unused Flip Flop	1	14	-1		1	1	
Unique Control Sets	1	12	1		1	1	

\* Note: Review the Control Sets Report for more information regarding control sets.

#### 3. Memory


\_\_\_\_\_

1	Site Type	1	Used	1	Fixed	1	Available	1	Util%	
+	Block RAM Tile	1	0	1	0	1	50	1	0.00	1
ı	RAMB36/FIFO*	1	0	1	0	1	50	1	0.00	1
1	RAMB18	1	0	1	0	1	100	1	0.00	1

\* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36El or

# 4. DSP

ı	Site Type	1	Used	1	Fixed	1	Available	1	Util%	
	200	+		+		+		+		-
	DSPs	î	0	1	0	1	90	T	0.00	



+		-+-		+		+		+		-
1	Site Type	1	Used	1	Fixed	I	Available	1	Util%	
+	Bonded IOB	1	29	1	29	1	106	1	27.36	
ı	IOB Master Pads	1	13	1		1		1		
ı	IOB Slave Pads	1	15	1		1		1		
I	Bonded IPADs	1	0	1	0	1	10	1	0.00	
I	Bonded OPADs	1	0	T	0	1	4	1	0.00	
I	PHY_CONTROL	J.	0	1	0	1	5	J	0.00	
I	PHASER_REF	1	0	1	0	I	5	1	0.00	
I	OUT_FIFO	1	0	1	0	1	20	1	0.00	
I	IN_FIFO	1	0	1	0	1	20	1	0.00	
1	IDELAYCTRL	1	0	1	0	1	5	1	0.00	
١	IBUFDS	1	0	1	0	1	104	1	0.00	
1	GTPE2_CHANNEL	1	0	1	0	1	2	1	0.00	
I	PHASER_OUT/PHASER_OUT_PHY	î	0	1	0	1	20	1	0.00	
I	PHASER_IN/PHASER_IN_PHY	Ţ	0	1	0	1	20	J	0.00	
1	IDELAYE2/IDELAYE2_FINEDELAY	1	0	1	0	I	250	1	0.00	
١	IBUFDS_GTE2	1	0	1	0	1	2	1	0.00	
1	ILOGIC	1	0	1	0	1	106	1	0.00	
I	OLOGIC	1	0	1	0	1	106	1	0.00	

# C) Power report

```
| 1. Summary | 1. Summare | 1.
```

# D) Timing report


Design Timing								_						
			ng Endpoints								a mirage canada	WPWS (na)	TPWS (na)	
3,842	0.000		0		708				0		708	4.500	0.000	
Mau Dalau	Datha													
Max Delay	180													
Slack (ME Source:			3.842ns CDIV1/co			arrival	time)							
				Section 100 Total Control		cell FDRE	clocked by	sys_clk_p	oin (ri	se@0.000	ns fall@5.	000ns peri	od=10.000	ns))
Destina	tion:		CDIV1/co			11 FDDF	-1			00 000	6-1105	000		
Path Gr	oup:		sys clk		riggerea	Cell IDEE	clocked by	sys_cik_i	oin (Fi	seg0.000	ns laligo.	ooons perio	bd=10.000i	ns))
Path Ty			Setup (M											
Require Data Pa							ns - sys_cl route 4.60			3)				
Logic L			4 (LUI2				10402 4.00	7110 (02.00	124//					
Clock P			-0.038ns											
	nation C		ay (DCD): (SCD):			4.792 - 1	0.000)							
		A PARTY OF THE PAR	al (CPR):											
						^1/2 + DJ	) / 2 + PE							
			(TSJ): (TIJ):											
	ete Jitt			0.00										
Phase	Error		(PE):	0.00	0ns									
Locat	ion		Delay typ	e		Incr(ns)	Path (ns)	Netlist	Resource	e(s)				
			(clock sy	s_clk_pi	n rise ed		0.000 r							
W5							0.000 r							
			net (fo=0				0.000							
W5			IBUF (Pro				1.458 r 3.425							
BUFGC	TRL X0Y0	1	net (fo=1 BUFG (Pro	p bufg I	0)	0.096	3.521 r	clk IBU	BUFG in	nst/O				
<			/67	En	~A1	1 660	E 000	CDTIEL /AT	1- 70110 1	ישוופר				
	,	,												
SLICE	X9Y5		FDR	E								t0_reg[2]		
SLICE	_X9Y5		FDR	E (Proj	p_fdre_	C_Q)	0.4	56	5.546	f CDI	V1/count	t0_reg[2]	/Q	
			net	(fo=2	, route	d)	1.2	67	6.813	CDI	V1/count	t0_reg[2]	l	
SLICE	_X7Y9				p_lut4_	100000000000000000000000000000000000000						t0[0]_i_1	The state of the state of	
CTTCE	vovo				, route							t0[0]_i_1	10 Page 10 Control of the Control of	_0
SLICE	_X7Y9				p_lut5_ , route	1	0.1					t0[0]_i_3 t0[0] i 3	The state of the s	1
SLICE	X6Y9				p lut4							t0[0]_i_	100000000000000000000000000000000000000	5.5
					8, rout	Last Control						t0[0]_i_1		0
SLICE	_X12Y9		LUT	2 (Pro	p_lut2_	I1_0)	0.1	24	9.455	r CDI	V1/count	t1[0]_i_1	1_0/0	
					4, rout	ed)	1.1	96 1				t1[0]_i_1	A STATE OF S	0
SLICE	X10Y5		FDR	E 						r CDI	V1/coun	t1_reg[0]	/ R  -	
			(cl	ock sv	s clk p	in rise	edge)							
				-				00 1	0.000	r				
W5							0.0	00 1	0.000	r clk	(IN)			
				(fo=0					0.000					
W5					p_ibuf_						_IBUF_i	nst/O		
Biteco	TDT VO	VO.			, route	33.00			3.250			TEG inat	<b>'</b> 0	
DOLAC	TRL_X0	10			p_bufg_ 60, rou	7.77						UFG_inst/ IBUF_BUF(		
SLICE	X10Y5	5	FDR		, 104	/	***	5.50 S				tl reg[0]		
Charles Marchael				ck pes	simism		0.2	60 1	5.052					
					ertaint	У	-0.0	35 1	5.017					
SLICE	_X10Y5	5	FDR	E (Set	up_fdre	_C_R)				CDI	V1/count	t1_reg[0]		
				uired t					4.493 0.651					
			arr	ival t				-1	J. 631					

3.842

slack

# 5) New workspace

## a) Behaviour simulation



## b) Post-implementation simulation




Figure 5 Post-simulation simulation waveform

# 6) Comparison table

	Led Design	7-segment design					
Utilization	Site Type   Used   Fixed   Available   Util%	Site Type   Used   Fixed   Available   Util%					
	Slice LUTs*   0   0   50   0.04	Slice LUTs*   16   0   50   0.08					
	LUT as Logic   8   0   20800   0.04	LUT as Logic   16   0   50   0.08					
	The Memory, DSP ,h IO and GT Specific						
	Clocking and Specific Feature are exactly the same						
Power	Total On-Chip Power (W)   0.074	Total On-Chip Power (W)   0.072					
	Dynamic (W)   0.008	Dynamic (W)   0.009					
	Device Static (W)   0.072	Device Static (W)   0.072					
	The other attribute are the same, that is, the LED showing						
Timing	WNS(ns):3.021	WNS(ns): 3.842 which is also the Slack MET (required time - arrival time)					
report	WHS(ns): 2.277	WHS(ns): 2.317					
	The clock summary is the same	W (115). 2.317					
	Data Path Delay: 14.257ns (logic 6.079ns (43.815%) route 11.238ns (56.185%))	Data Path Delay: 14.493ns (logic 5.452ns (42.230%) route 10.651ns (57.770%))					
	required time 14.257	required time 14.493					
	arrival time -11.238	arrival time -10.651					