
Lab5 Notebook

--Jiajun

1) Comment on my FSM design

For this game, I define totally 4 states. The first state was the reset state, I define it as S0 with 2-bit representation 00. Depend on the target after roll, there would be three different states. Win: state S1, denoted as 01. Lose: state S2, denoted as 10. Medium state: S3, denoted as 11. The state machine chart is shown as followed:



In my code design, I used two always block method to construct the FSM. The first always block was always @(*), with case (state). Depending on the target, roll, or sum condition, it will update the next_state value. Naturally, the next always block is used to iterate "state" to "nextstate". The FSM part will be executed well with timeConst 50, and I apply a "flag" register, which can prevent it detect the roll signal twice in one press. Besides these always block, we can continue applying the always used in the lfsr display lab. With high frequency, the segment would display random number on the last two digits, display game result on the first two digits at the same time visually. The RTL file and the testbench file would be shown as followed.

2) RTL file

Initialization:

```
module lab4 top(
    output [7:0] q,
    output reg [6:0] seven_seg1,
    output reg [3:0] Activate,
    input clk,
    input roll,
    input start
    );
    reg [7:0] a = 8'b000000001;
    wire cout; //Used to connect the clock_divider and LFSR
    wire cout1;
    wire cout2;
    wire [6:0] seven_display;
    reg [1:0] counter = 2'b00;
    reg [3:0] display = 3'b000;
    reg flag = 1;
    reg [4:0] target;
    parameter S0 = 2'b00, S1 = 2'b01,S2 = 2'b10, S3 = 2'b11;
    reg [1:0] state = 2'b00;
    reg [1:0] next state = 2'b00;
    wire [4:0] sum;
```

Apply the module used before

```
clock_divider CDIV(cout,clk,80);
lfsr LFSR(q,a,start,cout);

clock_divider CDIV1(cout1,clk,10);

clock_divider CDIV2(cout2,clk,40);
```

First always block used for segment display

```
always @(posedge cout1)
begin
   if (counter > 2'b11) counter <= 2'b00;
   counter <= counter+1;</pre>
end
always @(*)
begin
    case(counter)
    2'b00: begin
        Activate = 4'b0111;
        // activate LED1 and Deactivate LED2, LED3, LED4
        case (state)
            50:
                seven seg1 = 7'b1111111;
            S1:
                seven_seg1 = 7'b1000001;
            S2:
                seven seg1 = 7'b1110001;
            S3:
                seven_seg1 = 7'b0001000;
        endcase
        end
    2'b01: begin
        Activate = 4'b1011;
        // activate LED2 and Deactivate LED1, LED3, LED4
        case (state)
            50:
                seven_seg1 = 7'b1111111;
            S1:
                seven_seg1 = 7'b1001111;
            S2:
                seven seg1 = 7'b0000001;
            S3:
                seven_seg1 = 7'b1100010;
        endcase
        end
```

```
2'b10: begin
    Activate = 4'b1101;
    // activate LED3 and Deactivate LED2, LED1, LED4
    display = q[7:4];
    seven_seg1 = seven_display;

    end
2'b11: begin
    Activate = 4'b1110;
    // activate LED4 and Deactivate LED2, LED3, LED1
    display = q[3:0];
    seven_seg1 = seven_display;
    end

endcase
end
```

```
led segment LS(display, seven display);
assign sum = q[7:4]+q[3:0];
always @(*) //q,state?
begin
    case(state)
        S0: begin
            if (roll==1) begin target = q[7:4]+q[3:0]; end
            if ( target >= 8'b00011001 & roll ==1) begin
                next_state = S1;
            end
            else if (target <= 8'b00000101 & roll ==1) begin
                next_state = S2;
            end
            else begin
                if(roll ==1)
                next state = S3;
            end
        end
        S1:
            next_state = S1;
        S2:
            next_state = S2;
```

```
S3: begin
        if (flag == 1) begin
            if ( sum <=target & roll == 1) begin
                next_state = S3;
                flag = 0;
            end
            else if (sum> target & sum<25 &roll == 1) begin
                next_state = S1;
                flag = 0;
            end
            else if (sum>target & sum>=25 &roll == 1) begin
                next_state = S2;
                flag = 0;
            end
        end
            else next_state = next_state;
        end
    endcase
    if (roll ==0) flag = 1;
end
```

Last always statement used to switch the state to next state

```
always @ (posedge cout2)
begin
    if (start == 1'b1) begin
        state = S0;
    end
    else begin
    state = next_state;;
    end
end
end
```

2b) Testbench file

```
module lab4_toptb( );
wire [7:0] q;
reg clk;
reg roll, start;
wire [3:0] Activate;
wire [6:0] seven_seg1;
always #0.5 clk = ~clk;
initial begin
clk = 0;
start = 0;
start = #80 1;
start = #160 0;
roll = 0;
roll = #200 1;
roll = #220 0;
roll = #320 1;
roll = #340 0;
end
lab4_top utb(q,seven_seg1,Activate,clk,roll,start);
//led_segment LS(display, seven_seg1);
endmodule
```

3) Constraint file

```
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
set_property PACKAGE_PIN U16 [get_ports {q[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[0]}]
set_property PACKAGE_PIN E19 [get_ports {q[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[1]}]
set_property PACKAGE_PIN U19 [get_ports {q[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[2]}]
set_property PACKAGE_PIN V19 [get_ports {q[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[3]}]
set_property PACKAGE_PIN W18 [get_ports {q[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[4]}]
set_property PACKAGE_PIN U15 [get_ports {q[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[5]}]
set_property PACKAGE_PIN U14 [get_ports {q[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[6]}]
set_property PACKAGE_PIN V14 [get_ports {q[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[7]}]
set_property PACKAGE_PIN W7 [get_ports {seven_seg1[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[6]}]
set_property PACKAGE_PIN W6 [get_ports {seven_seg1[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[5]}]
set_property PACKAGE_PIN U8 [get_ports {seven_seg1[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[4]}]
set_property PACKAGE_PIN V8 [get_ports {seven_seg1[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[3]}]
set_property PACKAGE_PIN U5 [get_ports {seven_seg1[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[2]}]
set_property PACKAGE_PIN V5 [get_ports {seven_seg1[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[1]}]
set_property PACKAGE_PIN U7 [get_ports {seven_seg1[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[0]}]
set_property PACKAGE_PIN U2 [get_ports {Activate[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Activate[0]}]
set_property PACKAGE_PIN U4 [get_ports {Activate[1]}]
set_property PACKAGE_PIN V4 [get_ports {Activate[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Activate[2]}]
set_property PACKAGE_PIN W4 [get_ports {Activate[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Activate[3]}]
#Buttons
set_property PACKAGE_PIN U18 [get_ports roll]
set_property IOSTANDARD LVCMOS33 [get_ports roll]
set_property PACKAGE_PIN T18 [get_ports start]
set_property IOSTANDARD LVCMOS33 [get_ports start]
create_clock -period 20.000 -name clk -waveform {0.000 10.000}
set_input_delay -clock [get_clocks clk] 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
set_output_delay -clock [get_clocks clk] 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT"
```

4) Report a) Utilization

1. Slice Logic

1	Site Type	1	Used				Available			1
1	Slice LUTs*	L	159	1	0	1	20800	l,	0.76	T.
I	LUT as Logic	I	159	1	0	1	20800	L	0.76	I
1	LUT as Memory	1	0	1	0	1	9600	1	0.00	I
1	Slice Registers	1	414	1	0	1	41600	1	1.00	1
1	Register as Flip Flop	1	402	1	0	1	41600	I	0.97	1
1	Register as Latch	1	12	1	0	1	41600	1	0.03	1
1	F7 Muxes	1	0	1	0	1	16300	L	0.00	1
I	F8 Muxes	1	0	Ť	0	1	8150	Ĩ	0.00	Ī

2. Memory

1	Site Type	1	Used	1	Fixed	1	Available	1	Util%	- Contraction
1	Block RAM Tile	1	0	1	0	1	50	1	0.00	
1	RAMB36/FIFO*	1	0	1	0	1	50	1	0.00	
I	RAMB18	î	0	1	0	1	100	1	0.00	

* Note: Each Block RAM Tile only has one FIFO logic available and

3. DSP

.....

+		dolesion	-+-		+		+		+		+
1	Site	Type	1	Used	1	Fixed	1	Available	1	Util%	1
1	DSPs		I	0	Ī	0	Î	90	1	0.00	1
+	enanc e		-+-		-+-		-+		-+		+

5. Clocking

1	Site Type	1	Used	1	Fixed	1	Available	1	Util%	1
+-		+		+		+		+		-+
I	BUFGCTRL		1	1	0	ľ	32	1	3.13	1
I	BUFIO	L	0	1.	0	L	20	1	0.00	J
I	MMCME2_ADV	I	0	1	0	1	5	1	0.00	Ĭ
1	PLLE2_ADV	ı	0	1	0	1	5	1	0.00	1
1	BUFMRCE	1	0	1	0	1	10	1	0.00	1
ı	BUFHCE	1	0	1	0	1	72	1	0.00	1
I	BUFR	1	0	1	0	1	20	1	0.00	
				-		-				

b) Power report

+	-+		+
Total On-Chip Power (W)	I	0.104	
Dynamic (W)	1	0.032	1
Device Static (W)	1	0.072	1
Effective TJA (C/W)	1	5.0	1
Max Ambient (C)	1	84.5	1
Junction Temperature (C)	1	25.5	1
Confidence Level	Ĩ	Medium	I
Setting File	Į.		I,
Simulation Activity File	1		I
Design Nets Matched	1	NA	1

C) Timing-report

3.547

0.000

Design Timin	ng Summary				
WNS (ns)	TNS (ns)	TNS Failing Endpoints	TNS Total Endpoints	WHS (ns)	THS (ns)

1062

0.133

0.000

0

THS Failing Endpoints	THS Total Endpoints	WPWS (ns)	TPWS (ns)	TPWS Failing Endpoints	TPWS Total Endpoint
	47.74.74.74.74.74.74.74.74.74.74.74.74.7				
0	1062	4.500	0.000	0	39

```
Max Delay Paths
                      3.547ns (required time - arrival time)
CDIV/count0_reg[29]/C
Slack (MET) :
                                (rising edge-triggered cell FDRE clocked by sys_clk pin {rise@0.000ns fall@5.000ns period=10.000ns}
                           CDIV/count3_reg[0]/R
  Destination:
                               (rising edge-triggered cell FDRE clocked by sys_clk_pin {rise@0.000ns fall@5.000ns period=10.000ns}
                            sys_clk_pin
  Path Group:
                       Setup (Max at Slow Process Corner)

10.000ns (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)


5.885ns (logic 0.952ns (16.178%) route 4.933ns (83.822%))

4 (LUT4=2 LUT5=2)

-0.009ns (DCD - SCD + CPR)
  Path Type:
  Requirement:
  Data Path Delay:
  Logic Levels:
  Clock Path Skew:
   Destination Clock Delay (DCD): 4.789ns = ( 14.789 - 10.000 )
Source Clock Delay (SCD): 5.072ns
                               (SCD):
    Clock Pessimism Removal (CPR):
                                          0.274ns
  Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
   Total System Jitter (TSJ): 0.071ns
    Total Input Jitter (TIJ):
                                           0.000ns
                               (DJ):
(PE):
    Discrete Jitter
                                          0.000ns
                                          0.000ns
    Phase Error
```

fo=2, routed) (Prop_lut4_I2_O) fo=1, routed) (Prop_lut5_I4_O) fo=1, routed) (Prop_lut5_I4_O) fo=68, routed) (Prop_lut5_I1_O) fo=68, routed) (Prop_lut5_I1_O) fo=32, routed) ck sys_clk_pin rise edge fo=0) (Prop_ibuf_I_O) fo=1, routed) (Prop_bufg_I_O) fo=390, routed) r pessimism	1.102 6 0.124 6 0.454 7 0.124 7 0.124 8 1.618 9 0.124 10 0.951 10 10.000 10 0.000 10 0.000 10 1.388 11 1.862 13 0.091 13 1.448 14 0.274 15 -0.035 15	5.072 	r r f f r r r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/O CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41_n_O CDIV/count0[0]_i_41_n_O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count3[0]_i_1_1/O CDIV/count3_reg[0]/R
(fo=2, routed) ((Prop_lut4_I2_0)) (fo=1, routed) ((Prop_lut5_I4_0)) (fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed) (k sys_clk_pin rise edge) ((fo=0) ((Prop_ibuf_I_0)) ((Prop_ibuf_I_0)) ((fo=390, routed)) ((fo=390, routed))	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10 10.000 10 0.000 10 0.000 10 1.388 11 1.862 13 0.091 13 1.448 14	5.072 	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/O CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41/O CDIV/count0[0]_i_41_n CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count3[0]_i_1_1/O CDIV/count3[0]_i_11/O CDIV/count3_reg[0]/R
(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut4_I1_0) (fo=68, routed) (Prop_lut5_I1_0) (fo=32, routed) ck sys_clk_pin rise edge (fo=0) (Prop_ibuf_I_0) (fo=1, routed) (Prop_bufg_I_0) (fo=390, routed)	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957 0.000 0.000 0.000 1.388 3.250 3.341 4.789	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/O CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41/O CDIV/count0[0]_i_41_n CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count3[0]_i_1_1/O CDIV/count3[0]_i_11/O CDIV/count3_reg[0]/R
(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=68, routed) (Prop_lut5_I1_0) (fo=68, routed) (Prop_lut5_I1_0) (fo=32, routed) ck sys_clk_pin rise edge (fo=0) (Prop_ibuf_I_0) (fo=1, routed) (Prop_bufg_I_0)	1.102 6 0.124 6 0.454 7 0.124 7 0.124 8 0.124 8 1.618 9 0.124 10 0.951 10 10.000 10 0.000 10 0.000 10 1.388 11 1.862 13 0.091 13	5.072 	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/O CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41/O CDIV/count0[0]_i_41_n CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count3[0]_i_1_1/O CDIV/count3[0]_i_11/O CDIV/count3_reg[0]/R
(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=68, routed) (Prop_lut5_I1_0) (fo=68, routed) (Prop_lut5_I1_0) (fo=32, routed) ck sys_clk_pin rise edge (fo=0) (Prop_ibuf_I_0) (fo=1, routed) (Prop_bufg_I_0)	1.102 6 0.124 6 0.454 7 0.124 7 0.124 8 0.124 8 1.618 9 0.124 10 0.951 10 10.000 10 0.000 10 0.000 10 1.388 11 1.862 13 0.091 13	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957 0.000 0.000 0.000 0.000 1.388 3.250 3.341	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
(fo=2, routed) ((Prop_lut4_I2_0)) (fo=1, routed) ((Prop_lut5_I4_0)) (fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed) (Ex sys_clk_pin rise edge) ((fo=0) ((Prop_ibuf_I_0)) ((fo=1, routed)	1.102 6 0.124 6 0.454 7 0.124 7 0.124 8 0.124 8 1.618 9 0.124 10 0.951 10 10.000 10 0.000 10 0.000 10 1.388 11 1.862 13	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957 0.000 0.000 0.000 0.000 1.388 3.250	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
(fo=2, routed) ((Prop_lut4_I2_0)) (fo=1, routed) ((Prop_lut5_I4_0)) (fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed) (the sys_clk_pin rise edge) ((fo=0) ((Prop_ibuf_I_0))	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10 10.000 10 0.000 10 0.000 10 1.388 11	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957 0.000 0.000 0.000 1.388	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
(fo=2, routed) ((Prop_lut4_I2_0)) (fo=1, routed) ((Prop_lut5_I4_0)) (fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed) ck sys_clk_pin rise edge) ((fo=0)	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10	5.072 	r r f f r r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut4_I1_0) (fo=68, routed) (Prop_lut5_I1_0) (fo=32, routed) ck sys_clk_pin rise edge	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957	r r f f r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/O CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41_n_O CDIV/count0[0]_i_41_n_O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count0[0]_i_1_1_/O CDIV/count3[0]_i_1_1/O CDIV/count3_reg[0]/R
(fo=2, routed) ((Prop_lut4_I2_0)) (fo=1, routed) ((Prop_lut5_I4_0)) (fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed) ck sys_clk_pin rise edge	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957	r r f f r	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_41/0 CDIV/count0[0]_i_41_n_0 CDIV/count0[0]_i_41_n_0 CDIV/count0[0]_i_1_1_1/0 CDIV/count0[0]_i_1_1_1/0 CDIV/count0[0]_i_1_1_1/0 CDIV/count0[0]_i_1_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/count3_reg[0]/R
(fo=2, routed) ((Prop_lut4_I2_0)) (fo=1, routed) ((Prop_lut5_I4_0)) (fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed) ck sys_clk_pin rise edge	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10	5.072 	r r f f r	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41_n CDIV/count0[0]_i_41_n0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/clear
(fo=2, routed) ((Prop_lut4_I2_0)) fo=1, routed) ((Prop_lut5_I4_0)) fo=1, routed) ((Prop_lut4_I1_0)) (fo=68, routed) ((Prop_lut5_I1_0)) (fo=32, routed)	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9 0.124 10 0.951 10	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957	r r f f	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41_n CDIV/count0[0]_i_41_n0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/clear
(fo=2, routed) (Prop_lut4_I2_0) fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut4_I1_0) fo=68, routed) (Prop_lut5_I1_0)	1.102 6 0.124 6 0.454 7 0.124 7 0.124 7 0.124 8 0.124 8 1.618 9 0.124 10	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006 0.957	r r f f	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41_n CDIV/count0[0]_i_41_n0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count0[0]_i_1_1_/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/count3[0]_i_1_1/0 CDIV/clear
(fo=2, routed) (Prop_lut4_I2_0) fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut4_I1_0) fo=68, routed) (Prop_lut5_I1_0)	1.102 6 0.124 6 0.454 7 0.124 7 0.124 7 0.124 8 0.124 8 1.618 9 0.124 10	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882 0.006	r r f f	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_41/0 CDIV/count0[0]_i_41_n_0 CDIV/count0[0]_i_41_n_0 CDIV/count0[0]_i_1_1_1/0 CDIV/count0[0]_i_1_1_1/0 CDIV/count0[0]_i_1_1_1/0 CDIV/count0[0]_i_1_1_1/0 CDIV/count1[0]_i_1_1_1/0
(fo=2, routed) (Prop_lut4_I2_0) fo=1, routed) (Prop_lut5_I4_0) fo=1, routed) (Prop_lut4_I1_0) (fo=68, routed)	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8 1.618 9	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264 9.882	r r f	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
<pre>(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed) (Prop_lut4_I1_0)</pre>	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8 0.124 8	5.072 5.528 6.631 6.755 7.209 7.333 8.140 8.264	r r f	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
<pre>(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0) (fo=1, routed)</pre>	1.102 6 0.124 6 0.454 7 0.124 7 0.807 8	5.072 5.528 6.631 6.755 7.209 7.333 8.140	r r f	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_41/0 CDIV/count0[0]_i_41/0 CDIV/count0[0]_i_41_n_0
<pre>(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed) (Prop_lut5_I4_0)</pre>	1.102 6 0.124 6 0.454 7 0.124 7	5.072 5.528 6.631 6.755 7.209 7.333	r r r	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0_reg[29] CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_121_n CDIV/count0[0]_i_41/0
(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed)	1.102 6 0.124 6 0.454 7	5.072 5.528 6.631 6.755 7.209	r r	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0_reg[29] CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_121_n_
(fo=2, routed) (Prop_lut4_I2_0) (fo=1, routed)	1.102 6 0.124 6 0.454 7	5.072 5.528 6.631 6.755 7.209	r r	clk_IBUF_BUFG_inst/0 CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C CDIV/count0_reg[29]/Q CDIV/count0_reg[29] CDIV/count0[0]_i_121/0 CDIV/count0[0]_i_121_n_
fo=2, routed)	1.102 6	5.072 5.528 6.631	r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
(fo=2, routed)	1.102 6	5.072 5.528 6.631	r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
(Prop_fdre_C_Q)	0.456 5	5.072	r	clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG CDIV/count0_reg[29]/C
		5.072		clk_IBUF_BUFG_inst/O CDIV/clk_IBUF_BUFG
				clk_IBUF_BUFG_inst/O
(fo=390, routed)		3.521		
(Prop_bufg_I_0)	0.096 3		r	CIK_IDOI
(fo=1, routed)	1.967 3	3.425		CIL TRUE
(Prop ibuf I O)				
(fo=0)				THE RESEARCH CONTRACTOR OF THE PROPERTY OF THE
	0.000 0	0.000	r	clk (IN)
		0.000	r	
]	fo=0) (Prop_ibuf_I_0) fo=1, routed) (Prop_bufg_I_0)	0.000 fo=0) 0.000 (Prop_ibuf_I_0) 1.458	0.000 0.000 0.000 0.000 fo=0) 0.000 0.000 (Prop_ibuf_I_O) 1.458 1.458 fo=1, routed) 1.967 3.425	0.000 0.000 r 0.000 0.000 r fo=0) 0.000 0.000 (Prop_ibuf_I_0) 1.458 1.458 r


D) Schematic




E)Waveform




Roll was pressed first, since target is 2<5, then state and next state are 2, which is the lose case




First roll was pressed. Since target = f+e > 25, the player win directly and enter the S1 (Win state)



After the first roll, the target is 0b, it enter the S3 (Ao state). When the second roll was pressed the sum is 0e. Since 0b<0e<25, the player win.



After the first roll, the target is 0b. It enter the S3 (Ao) state. When the second roll was pressed, the sum is 9. Since 9<0b, the state will stay at S3



After the first roll, the target was 3+f=12, it enter the S3(Ao state). After the second roll the target was f+f=1e. Since 1e>25, the player lose, and it enter the lose state (S2).