EIE2810 Digital Systems Design Laboratory

Laboratory Report #6

Name: 关嘉俊

Student ID: 116010060

Date: April 26th

The Chinese University of Hong Kong, Shenzhen

- Experiment A: e.g. Follow the instruction and learn to programme Xlinx FPGA for digital logic functions. The goal is to achieve the 7 inputs AND Gate and then create the XOR Gate.
- Experiment B: e.g. First tried to use the create the specific frequencies, which are 8Hz, 4Hz, 2Hz and 1Hz respectively, and show it on the led light.
- Experiment C: e.g. Display the two digit decimal number with 8 digit BCD code, and convert it on the 7-segment display simultaneously by flashing the digit.
- Experiment D: e.g. Complete the counter by setting the frequency of each four digit. It is requited to count down and make it stop at 0

I. Experiment A

(a) Design:

To construct the 7 inputs AND Gate, that is, it is required for 7 ports for the input and one port for the output. Set it in the entity, next we just need to figure out the logic. Similar way could be applied to build the XOR Gate. The codes of two programs are shown as followed: (The right one is the XOR gate)

```
entity MyAndGate is
entity MyAndGate is
                                                         Port(A: in STD_LOGIC_VECTOR;
    Port(A: in STD_LOGIC_VECTOR (7 downto 0);
                                                              B: in STD_LOGIC_VETOR;
         Y: out STD_LOGIC);
                                                             Y: out STD_LOGIC);
end MyAndGate;
                                                    end MyAndGate;
Architecture Behavioral of MyAndGate is
                                                    Architecture Behavioral of MyAndGate is
begin
                                                    begin
    Y \le A(7) and A(6) and A(5) and A(4)
                                                         Y \le A XOR B;
    and A(3) and A(2) and A(1) and A(0);
                                                    end Behavioral;
end Behavioral;
```

(b) Results:

After programming, next we run the simulation with the software and set the I/O planning. After setting, we conduct synthesis and implementation and pass the data to the hardware through USB. The experimental results are as followed:








Figure 1 The led is on with all 7 switches on, off with not all 7 switches on

And the XOR Gate test results are:






Figure 2 '0"0' and '1"1' have low voltage input

Figure 3 '0' and '1' have high voltage input

II. Experiment B

(a) Design:

In this experiment, we should create the frequency 8Hz, 4Hz, 2Hz and 1Hz in 4 led lights. To achieve it, we need to apply the 100Mhz clock in the development board. We can calculate that, when 6.25*10⁶ rising edge cross, (It is calculated by 100M/8/2) the 8Hz-led would change its state, when 1.25*10⁷ rising edges cross, the 4Hz-led would change its state. As 2.5*10⁷ rising edges cross, the 2Hz-led would change its state. As 5*10⁷ rising edge cross, the 1Hz-led would change its state. Define the ports of inputs and outputs, set one input in the entity as the clock for P17. Define the output pin to the led D9 to D12 for different frequencies individually, the VHDL codes are shown as followed:

Library ieee;

use ieee.std_logic_1164.all; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity ShowNumber is

```
if (four_count >= 12500000) then
port (
                                                                  four Hz <= '1';
    clk: in std_logic;
                                                                  if (four_count = 25000000) then
     eight_Hz : out std_logic;
    four_Hz: out std_logic;
                                                                       four Hz <= '0';
    two Hz: out std logic;
                                                                       four_count :=0;
     one_Hz : out std_logic
                                                                  end if;
                                                              end if;
    );
end ShowNumber;
                                                              if (two_count >= 25000000) then
architecture Behavioral of ShowNumber is
                                                                  two Hz <= '1';
                                                                   if (two count = 50000000) then
Begin
                                                                       two_Hz <= '0';
                                                                       two count :=0;
variable eight_count: integer:= 0;
                                                                  end if;
variable eight_count: integer:= 0;
variable eight_count: integer:= 0;
                                                              end if;
variable eight_count: integer:= 0;
variable eight_count: integer:= 0;
                                                              if (one count >= 50000000) then
process(clk)
                                                                   one_Hz <= '1';
                                                                   if (one_count = 100000000) then
begin
                                                                       one_Hz <= '0';
    if rising_edge(clk) then
                                                                       one count :=0;
         eight count := eight count + 1;
         four_count := four_count + 1;
                                                                  end if;
                                                              end if;
         two count := two count + 1;
         one_count := one_count + 1;
                                                              end process;
         change_count := change_count + 1;
                                                         end Behavioral;
    if (eight_count >= 6250000) then
         eight_Hz <= '1';
                                                         I/O Connection:
                                                         Clk = P17
         if (eight count = 12500000) then
                                                         eight Hz = K1
              eight Hz <= '0';
              eight_count :=0;
                                                         four_Hz = H6
                                                         two HZ = H5
         end if;
    end if;
                                                         one_Hz = J6
```

(c) Result:

The testing results are shown as followed:




Figure process: 0001-->0010-->-->0011-->0100-->....->1000-->1001

From the screenshot of the video we can see that, from 0001 to 1001, the time changing is 1s accurately. That is, the D12 led shine with 1Hz in this experiment. And we can count that, D9,D10,D11 flash for 8 times, 4 times and two times in one second, which indicated their frequency is 8Hz, 4Hz and 2Hz respectively. Thus we have solved the frequency problem.

II. Experiment C

(a) Design:

In this experiment we are required to set the BCD codes of 2 digits (from decimals 99 to 0) by the switches SW0-SW7. SW0 and SW3 are the MSB and LSB of the 10s digit, respectively. SW4 and SW7 are the MSB and LSB of the 1s digit, respectively. Any BCD code exceeding 0b1001 should be regarded as illegal, and then will be regarded as 0b1001.

The requirement above are easy to achieve by setting the judgement of input. In this experiment we define the user-input are A_0 for the single digit and A_1 for the decade digit. And we creating the signal BCD_A0 and signal BCD_A1 (std_logic_vector) to make it display 9 when the input has been exceeding. Furthermore, the ShowLED0 is to display the single digit in the LED D5 to D8, ShowLED1 display the LED D1 to D4.

To show both the two digits onto two 7-segment, we first define the output vector for SEGMENT We can iteratively show different values of A~G numbers onto the 1st and 2nd 7-segments, and use DN0_K1="1" or DN0_K0="1" to switch from them at a frequency that your eyes can not identify. Thus we set the variable change_count for creating the frequency for 0.1HZ in another signal con_dition for flashing the K1 and K2. The code are shown as followed:

```
Library ieee;
    use ieee.std_logic_1164.all;
    use IEEE.STD LOGIC UNSIGNED.ALL;
entity ShowNumber is
    port (
         clk: in std logic;
         A_0: in std_logic_vector(3 downto 0);
         A_1: in std_logic_vector(3 downto 0);
         S4: in std_logic;
         SEL 0: out std logic;
         SEL_1: out std_logic;
         SEGMENT: out std logic vector(6 downto 0);
         ShowLEDA0: out std_logic_vector(3 downto 0);
         ShowLEDA1: out std_logic_vector(3 downto 0);
         );
end ShowNumber;
architecture Behavioral of ShowNumber is
    signal BCD_A0: std_logic_vector(3 downto 0) := "0000";
    signal BCD_A1 : std_logic_vector(3 downto 0) := "0000";
    signal con dition : std logic;
    signal LED_A0: std_logic_vector(3 downto 0) :='0000';
    signal LED_A1: std_logic_vector(3 downto 0) :='0000';
```

```
when "0000" => SEGMENT <= "1111110";
Begin
    variable change count: integer:= 0;
                                                              when "0001" => SEGMENT <= "0110000";
                                                              when "0010" => SEGMENT <= "1101101";
                                                              when "0011" => SEGMENT <= "1111001";
    process(clk)
    Begin
                                                              when "0100" => SEGMENT <= "0110011";
                                                              when "0101" => SEGMENT <= "1011011";
    if rising_edge(clk) then
         change count := change count + 1;
                                                              when "0110" => SEGMENT <= "1011111";
                                                              when "0111" => SEGMENT <= "1110000";
         if (change_count >= 1000) then
                                                              when "1000" => SEGMENT <= "1111111":
              con dition <= '1';
                                                              when "1001" => SEGMENT <= "1111011";
              if (change count = 2000) then
                                                              when others => SEGMENT <= "1111011";
                  con_dition <= '0';
                                                          end case;
                  change_count :=0;
                                                     end if;
              end if;
                                                     end if;
         end if;
                                                     if (con dition='1') then
              if (A 0 > "1001") then
                                                     SEL 0 <= '0';
                  LED A0 <= "1001";
                                                     SEL_1 <= '1';
              else
                  LED_A0 <= A_0;
                                                     if (S4 = '1') then
                                                          BCD A1 <= LED A1;
              end if;
                                                          case BCD_A1 is
              if (A 1 > "1001") then
                                                              when "0000" => SEGMENT <= "0000000";
                  LED_A1 <= "1001";
                                                              when "0001" => SEGMENT <= "0110000";
              else
                                                              when "0010" => SEGMENT <= "1101101";
                                                              when "0011" => SEGMENT <= "1111001";
                  LED_A1 <= A_1;
              end if;
                                                              when "0100" => SEGMENT <= "0110011";
                                                              when "0101" => SEGMENT <= "1011011";
              ShowLEDA1 <= LED_A1;
                                                              when "0110" => SEGMENT <= "1011111";
              ShowLEDA0 <= LED A0;
                                                              when "0111" => SEGMENT <= "1110000";
                                                              when "1000" => SEGMENT <= "1111111";
                                                              when "1001" => SEGMENT <= "1111011";
if(con dition = '0') then
SEL_0 <= '1';
                                                              when others => SEGMENT <= "1111011";
SEL_1 <= '0';
                                                          end case;
if (S4 = '1') then
                                                     end if;
    BCD A0 <= LED A0;
                                                     end if;
    case BCD A0 is
                                                     end process;
                                                     end Behavioral;
The I/O port planning are as followed:
A_0(3) = P5; A_0(2) = P4; A_0(1) = P3; A_0(0) = P2;
A_1(3) = R2; A_1(2) = M4; A_1(1) = N4; A_1(0) = R1;
Clk = P17; SEL 0 = C2, SEL 1 = G2; S4= U4
SEGMENT(6) (5) (4) (3) (2) (1) (0) are B4 A4 A3 B1 A1 B3 B2 respectively
ShowLEDA0(3) (2) (1) (0) are H4 J3 H2 K2, ShowLEDA1(3) (2) (1) (0) are F6 G4 G3 J4.
```

(b) Result:








Figure 4 00000000 display 0

Figure 5 00001000 display 8

Figure 6 00101000 display 28








Figure 7 01110001 display 71

Figure 8 10000010 display 82

Figure 9 00100000 display 20


After the hardware demonstration, the display function of the board has been accomplished. Also, we can discover that there would be double image if the switchover of the DN0K1 and DN0K2 is under 10000Hz or higher than 10MHz. Next step we would finish the down-counter.

Experiment C


(a) Design:

In this experiment, we show the detailed step as followed for the instruction:


1. Double click the Windows batch file "vivado" at the directory C:\Xilinx\Vivado\2015.4\bin





2. Few seconds later the Gui would be launched. Double Click the "Create New Project" on the top left corner to create the new project.




3. Click "Next" as the window pop up ==> input the name of the project "Counting"==>keep the default items ==> "Next"









4. If the previous process are correct, In the "Add Existing IP(optional)", click "Next"




5. On the bottom left corner, first change the "Target Language" to "VHDL"==> click the "Create File"==>Input the file name "Counting"==>Click Next. The window is shown here




6. Click "Next" in the "Adding Existing IP"




7. Click "Next" in the "Add Constrain"




8. Input the chip type by searching "xc7a35txsg324-1==>Click "Next" ==> "Finish"



9. In the "Define Module" window, input the port names, direction, bus choice, MSB and LSB as below. After checking and click "OK".



10. In the "Design source" panel, double click the "Counting", the port information has been generated and shown in the "Counting.vhd" window.



11. The next step is to input the programme code and debug until there are no errors warning. To construct the counting, we first copy the digit showing in the last experiment for showing two numbers in the seven segment. The Only difference is we create a new port S3 for changing the value that was counted backward. Furthermore, we apply similar method used in the first experiment to set the counting frequency in 1Hz. Furthermore, the counting can be stopped by pressing S4. The whole structure of the codes are shown as followed:

```
Library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ShowNumber is
port (
clk: in std_logic;
A_0 : in std_logic_vector(3 downto 0);
A_1: in std_logic_vector(3 downto 0);
S4: in std_logic;
S3: in std_logic;
SEL_0 : out std_logic;
SEL_1 : out std_logic;
one_Hz : out std_logic;
SEGMENT: out std_logic_vector(6 downto 0);
ShowLEDA0: out std_logic_vector(3 downto 0);
ShowLEDA1: out std_logic_vector(3 downto 0);
);
end ShowNumber;
architecture Behavioral of ShowNumber is
signal BCD_A0: std_logic_vector(3 downto 0) := "0000";
signal BCD_A1: std_logic_vector(3 downto 0) := "0000";
signal con_dition : std_logic := '0'
signal LED_A0 : std_logic_vector(3 downto 0) :="0000";
signal LED_A1 : std_logic_vector(3 downto 0) :="0000";
```

```
Begin
                                      2
variable change count: integer:= 0;
variable one_count:interger:=0;
process(clk)
begin
if rising edge(clk) then
     one_count := one_count + 1;
     change_count := change_count + 1;
     if (change_count >= 10000) then
         con_dition <= '1';
         if (change count = 20000) then
              con dition <= '0';
              change_count :=0;
         end if;
     end if;
      if (one_count >= 50000000) then
         one_Hz <= '1';
         if (one_count = 100000000) then
              one Hz <= '0';
              one count :=0;
         end if;
     end if;
```

/** The program above aimed at create two specific frequency 10000Hz and 1Hz, 10000Hz is used for switching the DNO_K1 and DNO_K2, and 1Hz is used for the decreasing of the number**/

```
4
```

```
if (S3 = '0') then

if (A_0 > "1001") then

LED_A0 <= "1001";

else

LED_A0 <= A_0;
```

3

end if;

if (A_1 > "1001") then

LED_A1 <= "1001";

else

LED_A1 <= A_1;

end if; ShowLEDA1 <= LED_A1; ShowLEDA0 <= LED_A0;

end if;

if (S3 = '1') then

```
if (one_Hz='1') then

if (LED_A0 = 0) then

if (LED_A1 <='0000') then

LED_A0 <='0000';

else

LED_A0 <="1001";

LED_A1 <= LED_A1-1;
end if;</pre>
```

LED_A0 <= LED_A0-1;

end if;
end if;
end if;
if (con_dition='1') then
SEL_0 <= '0';
SEL_1 <= '1';</pre>

else

/** The code in the left is using the switch of S3 to control the working situation of the counter. When the S3 button is pressed, the input data which is controlled by eight switches SW0 to SW8 would be assigned to LED_A0 and LED_A1**/

```
if(con_dition = '0') then
SEL_0 <= '1';
SEL 1 <= '0';
if (S4 = '0') then
BCD_A0 <= LED_A0;
   case BCD_A0 is
   when "0000"
                  => SEGMENT <=
"1111110";
          "0001" =>
                      SEGMENT <=
   when
"0110000";
   when
          "0010"
                  =>
                     SEGMENT <=
"1101101";
          "0011"
                      SEGMENT <=
   when
                  =>
"1111001";
          "0100"
   when
                      SEGMENT <=
                  =>
"0110011";
   when
          "0101"
                      SEGMENT <=
"1011011";
   when
          "0110"
                      SEGMENT <=
"1011111";
   when
          "0111"
                      SEGMENT <=
"1110000";
   when
          "1000"
                      SEGMENT <=
"1111111";
   when
          "1001"
                  =>
                     SEGMENT <=
"1111011";
   when
          others => SEGMENT <=
"1111011";
   end case;
```

end if;

```
if (S4 = '0') then
                                  5
BCD_A1 <= LED_A1;
    case BCD_A1 is
    when "0000" => SEGMENT <= "0000000";
    when "0001" => SEGMENT <= "0110000";
    when "0010" => SEGMENT <= "1101101";
    when "0011" => SEGMENT <= "1111001";
    when "0100" => SEGMENT <= "0110011";
    when "0101" => SEGMENT <= "1011011":
    when "0110" => SEGMENT <= "1011111";
    when "0111" => SEGMENT <= "1110000";
    when "1000" => SEGMENT <= "1111111";
    when "1001" => SEGMENT <= "1111011";
    when others => SEGMENT <= "1111011";
    end case;
end if;
end if;
end if;
end process;
end Behavioral;
```

The final step is the copy of the last showing experiment, we display the two digit decimal number by using a high frequency switching. The I/O port connection are shown as followed: $A_0(3) = P5; A_0(2) = P4; A_0(1) = P3;$

```
A_0(3) = P5; A_0(2)= P4; A_0(1) = P3;

A_0(0) = P2; A_1(3) = R2; A_1(2) = M4;

A_1(1) = N4; A_1(0) = R1;

Clk = P17; SEL_0 = C2, SEL_1 = G2;

S4= U4; S3= V1;

SEGMENT(6) (5) (4) (3) (2) (1) (0) are B4 A4

A3 B1 A1 B3 B2 respectively

ShowLEDA0(3) (2) (1) (0) are H4 J3 H2 K2,


ShowLEDA1(3) (2)(1)(0) are F6 G4 G3 J4.
```

Process Continue

12. After typing all the codes, you need to debug unless there is no critical warning in the message box. Next you are supposed to click the icon for "Run Synthesis". This process would take several minutes.



13. When the Synthesis is finished, the dialogue box below shows that the synthesis is completed. Choose "Open synthesized design" and click "OK".



14. Select I/O planning in the red cycle options. In the orange box, connect the input and output pin to the switches and LED according the instruction which has been shown at the end of the coding. Remember to select the all the voltage as LVCMOS33*. When you finish all the assignments, save the document by pressing "Ctrl+S", in the dialog box input your file name.




P5, P4, P3, P2, R2, M4, N4, R1, K1, P17, C2, G2, U4, V1, B4, A4, A3, B1, A1, B3, B2, H4, J3, H2, K2, F6, G4, G3, J4 are connected to the I/O of the FPGA chip. You are recommended check the pins' names by the text on the development board.




Also, you can check all the connection in the "EGO1 Users Manual" shown as follow:


EGO1_User_Manual_v04_20161221.pdf 2018/4/17 15:45 Adobe Acrobat ... 1,982 KB

15. If the dialog indicates that the Synthesis has been out of date, you can just click the Yes to skip it.




16. Next run the program by clicking the icon for "Run implementation".The running might take about 2 minutes, You can see the running state at the top Right corner.






17. When the following dialogue box prompts out, choose "Generate Bitstream" and click "OK". You can also see the Generating state at the top right corner.



18. When the progress is completed, select the open hardware manager in the box and click ok. Next you are required to connect the J22 port of the development board with computer through USB, and then turn on the switch. If the board have proper function, you can see the 7-Segments are all 0, with other 4 LEDs on the upper part of the board on.





It will take from a few seconds to a few minutes to install the driver. When you see the indicating text below, the drivers are installed successfully.



19. After USB connection, click the Auto connect. If the connection work well, you would see these orange information follow:



```
Prefresh_hm_device -update_hm_probes false [lindex [get_hm_devices] 0]

INFO: [Lebtools 27-1434] Device xe7a35t (JIAG device index = 0) is programmed with a design that has no supported debug core(s) in it.


MARNING: [Labtools 27-3123] The debug hub core was not detected at User Sean Chain 1 or 3.

Resolution:


1. Make sure the clock connected to the debug hub (Obg_hub) core is a free running clock and is active OR.

2. Manually launch hm_server with -e "set xedb-user-bscan (C_USER_SCAN_CMAIN scan_chain_number)" to detect the debug hub at User Scan Chain of 2 or 4. To determine
```

20. Next you are able to download coding the FPGA by selecting program device. Remain the default items and click the program icon:



21. After few seconds, we can see the results of this counting program.



22. The expected experiment results are shown as followed, If there exist distinct differences, you can return to check the codes and I/O connection.

Figure 10 The initial setting "01101001" to "69"





Figure 11 One second later figure



In the counter, we first preset the expected number by controlling the output SW0 to SW7. In this experiment, we preset 0110-1001 for decimal number 69, and then press the S3, the counter would start its function, which count down one second later. Next the key function is the number change from 0 to 9 and finally stay at 0. These are shown as followed in another video.

Figure 12 Counter count down to 11 at 8's




Figure 13 Counter count down to 9 at 9's



Figure 14 Counter count down to '9' at 10s




Figure 15 Counter count down to '0' at 19s






Figure 16 Counter count down to '0' at 20s



Figure 17 Addition case: 11111111 indicate '99'



23. If you finish the test and try to disconnect the board and computer, first close the hardware manager at the top right corner, or you may meet the error below.






Figure 18 Error warning

In this case, follow these steps to recover from the error: close the Hardware Manager => turn off the power switch => disconnect the usb cable => reconnect the usb cable => turn on the power switch => wait for driver installation (about 10 seconds) => run Vivado and get back to the Hardware Manager => click "Open target" and "Auto Connect". Finally close the Hardware Manager and quit from the Vivado, the experiment has been accomplished.

```
Library ieee;
                                                        Question's solution:
use ieee.std logic 1164.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                        The code on the left can theoretically
                                                        create the count down timert for 2
entity ShowNumber is
port (
                                                                The port
clk: in std logic;
                                                        provided as followed:
S3: in std_logic;
SEL_0: out std_logic;
                                                        Clk = P17; SEL_0 = G2, SEL_1 = C2;
SEL_1: out std_logic;
SEL 2: out std logic;
                                                        SEL_2 = C1; SEL_3 = H1, SEL_4 = G1;
SEL 3: out std logic;
                                                        S3 = V1; one Hz = F6;
SEL_4: out std_logic;
                                                        SEGMENT(6) (5) (4) (3) (2) (1) (0) are
one_Hz: out std_logic;
SEGMENT : out std_logic_vector(6 downto 0);
                                                        B4, A4, A3, B1, A1, B3, B2 respectively
);
end ShowNumber;
architecture Behavioral of ShowNumber is
signal BCD A0: std logic vector(3 downto 0) := "0000";
signal BCD_A1: std_logic_vector(3 downto 0) := "0000";
signal BCD A2 : std logic vector(3 downto 0) := "0000";
signal BCD_A3: std_logic_vector(3 downto 0) := "0000";
signal BCD_A4 : std_logic_vector(3 downto 0) := "0000";
Begin
    variable change_count: integer:= 0;
    variable one count:interger:=0;
    process(clk)
    begin
         if rising_edge(clk) then
              one_count := one_count + 1;
              change_count := change_count + 1;
              if (change_count = 50000) then
                                                     / Using for switching the showing of the/
                                                     /different digits of the time/
                   change_count :=0;
```

end if;

connection are

```
if (one_count >= 50000000) then
    one_Hz <= '1';
    if (one_count = 100000000) then
                                      / Code for generating the 1Hz signal/
         one_Hz <= '0';
         one_count :=0;
    end if;
end if;
if (S3 = '1') then
    BCD_A4 <= "0010";
                                       / Reset the timer to two o'clock/
    BCD A3 <= "0000";
    BCD A2 <= "0000";
    BCD_A1 <= "0000";
    BCD_A0 <= "0000";
end if;
if (S3 = '0') then
                                       /Start to count down/
    if (one_Hz='1') then
         if (BCD_A0 \le 0) then
             if (BCD A1 = '0000') then
                  if (BCD_A2 = "0000") then
                       if (BCD A3 = "0000") then
                            if (BCD_A4 = "0000") then
                                BCD A0 <= "0000";
                            else
                                BCD_A4 <= BCD_A4-1;
                                BCD A3 <= "0110";
                                BCD_A2 <= "1001";
                                BCD A1 <= "0110";
                                BCD_A0 <= "1001";
                       else
                            BCD_A3 <= BCD_A3-1;
                            BCD_A2 <= "1001";
                            BCD_A1 <= "0110";
                            BCD_A0 <= "1001";
                  else
                       BCD_A2 <= BCD_A3-1;
                       BCD_A1 <= "0110";
                       BCD_A0 <= "1001";
             else
                  BCD_A1<=BCD_A1-1;
                  BCD_A0<="1001"
         else
```

```
BCD_A0 <= BCD_A0 -1;
    end if;
end if;
if(change count>=10000) then
                                      /Show the number of the least bit digit of/
    SEL_0 <= '1';
                                      / second/
    SEL 1 <= '0';
    SEL_2 <= '0';
    SEL 3 <= '0';
    SEL_4 <= '0';
    if (S3 = '0') then
         BCD_A0 <= LED_A0;
         case BCD_A0 is
             when "0000" => SEGMENT <= "1111110";
             when "0001" => SEGMENT <= "0110000";
             when "0010" => SEGMENT <= "1101101";
             when "0011" => SEGMENT <= "1111001";
             when "0100" => SEGMENT <= "0110011";
             when "0101" => SEGMENT <= "1011011";
             when "0110" => SEGMENT <= "1011111";
             when "0111" => SEGMENT <= "1110000";
             when "1000" => SEGMENT <= "1111111";
             when "1001" => SEGMENT <= "1111011";
             when others => SEGMENT <= "1111011";
         end case;
    end if;
if(change count>=10000 & -1*change count>=-20000) then
    SEL_0 <= '0';
    SEL 1 <= '1';
    SEL 2 <= '0';
    SEL_3 <= '0';
    SEL 4 <= '0';
    if (S3 = '0') then
         BCD_A0 <= LED_A0;
         case BCD_A0 is
             when "0000" => SEGMENT <= "1111110";
             when "0001" => SEGMENT <= "0110000";
             when "0010" => SEGMENT <= "1101101";
             when "0011" => SEGMENT <= "1111001";
```

```
when "0100" => SEGMENT <= "0110011";
             when "0101" => SEGMENT <= "1011011";
             when "0110" => SEGMENT <= "1011111";
             when "0111" => SEGMENT <= "1110000";
             when "1000" => SEGMENT <= "1111111";
             when "1001" => SEGMENT <= "1111011";
             when others => SEGMENT <= "1111011";
        end case;
    end if;
if(change count>=20000 & -1*change count>=-30000) then
    SEL 0 <= '0';
    SEL_1 <= '0';
    SEL 2 <= '1';
    SEL_3 <= '0';
    SEL 4 <= '0';
    if (S3 = '0') then
         BCD_A0 <= LED_A0;
        case BCD A0 is
             when "0000" => SEGMENT <= "1111110";
             when "0001" => SEGMENT <= "0110000";
             when "0010" => SEGMENT <= "1101101";
             when "0011" => SEGMENT <= "1111001";
             when "0100" => SEGMENT <= "0110011";
             when "0101" => SEGMENT <= "1011011";
             when "0110" => SEGMENT <= "1011111";
             when "0111" => SEGMENT <= "1110000";
             when "1000" => SEGMENT <= "1111111";
             when "1001" => SEGMENT <= "1111011";
             when others => SEGMENT <= "1111011";
        end case;
    end if;
if(change_count>=30000 & -1*change_count>=-40000) then
    SEL 0 <= '0';
    SEL_1 <= '0';
    SEL_2 <= '0';
    SEL_3 <= '1';
    SEL_4 <= '0';
```

```
BCD A0 <= LED A0;
                      case BCD_A0 is
                          when "0000" => SEGMENT <= "1111110";
                          when "0001" => SEGMENT <= "0110000";
                          when "0010" => SEGMENT <= "1101101";
                          when "0011" => SEGMENT <= "1111001";
                          when "0100" => SEGMENT <= "0110011";
                          when "0101" => SEGMENT <= "1011011":
                          when "0110" => SEGMENT <= "1011111";
                          when "0111" => SEGMENT <= "1110000";
                          when "1000" => SEGMENT <= "1111111";
                          when "1001" => SEGMENT <= "1111011";
                          when others => SEGMENT <= "1111011";
                      end case;
                 end if;
             if(change_count>=40000 & -1*change_count>=-50000) then
                 SEL_0 <= '0';
                 SEL_1 <= '0';
                 SEL 2 <= '0';
                 SEL 3 <= '0';
                                                       /Show the number of the hour/
                 SEL 4 <= '1';
                 if (S3 = '0') then
                      BCD_A0 <= LED_A0;
                      case BCD_A0 is
                          when "0000" => SEGMENT <= "1111110";
                          when "0001" => SEGMENT <= "0110000";
                          when "0010" => SEGMENT <= "1101101";
                          when "0011" => SEGMENT <= "1111001";
                          when "0100" => SEGMENT <= "0110011";
                          when "0101" => SEGMENT <= "1011011";
                          when "0110" => SEGMENT <= "1011111";
                          when "0111" => SEGMENT <= "1110000";
                          when "1000" => SEGMENT <= "1111111";
                          when "1001" => SEGMENT <= "1111011";
                          when others => SEGMENT <= "1111011";
                      end case;
                 end if;
             end if;
        end if;
    end process;
end Behavioral;
```

if (S3 = '0') then