
LAB 6 notebook

Jiajun, Guan

a). Comments on the storing and moving text design:



For the state machine diagram, the input corresponding to the button. When (BTN2, BTN1, BTN0) = (110), it would be the state 1. The user modifies the switches to the letter they want to be loaded and stored. Then, when (BTN2, BTN1) = (11) and BTN0 goes from 0 to 1, the state is S2 and the letter is loaded and stored into the proper register, in my program which is noted as "store". To load and store the next letter the user only needs to set BTN0 = 0 again modify the switches, and then to switch the BTN0 from 0 to 1. When the letter is stored, the state machine will immediately jump into S3. If input is 010, the program will enter state S4, and all the letter stored in the register would be cleared. In the other case, the FPGA will stay at S0 and display all the letters in store and moving the text.

B) RTL file and testbench file

```
module lab4_top(
   output reg [6:0] seven_segl,
   output reg [3:0] Activate,
   input [6:0] a,
   input clk,
   input [2:0] btn
  );
   wire cout; //Used to connect the clock divider and LFSR
   wire coutl;
   wire cout2;
   reg [1:0] counter = 2'b00;
   reg [4:0] slow counter =5'b000000;
   7'b1111111,7'b11111111,7'b11111111,7'b11111111,7'b11111111,
                  7'b1111111,7'b11111111,7'b11111111,7'b11111111,7'b11111111,
                  7'b1111111,7'b11111111,7'b11111111,7'b11111111,7'b11111111];
   parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100;
   reg [2:0] state = 3'b000;
  reg [2:0] next state = 3'b000;
   integer i = 0;
    always @(posedge coutl)
      if (counter > 2'bll) counter <= 2'b00;
      counter <= counter+1;
    end
   always @(posedge cout)
   begin
       if (state == S0) begin
           if (slow_counter == input_count) begin slow_counter <= 5'b00000; end
           else slow counter <= slow counter+1; end
       else if (state != SO)
          slow_counter <= 5'b000000;
    end
```

```
always @(*)
begin
    case (counter)
    2'b00: begin
        Activate = 4'b0111;
        // activate LED1 and Deactivate LED2, LED3, LED4
        case (state)
            50:
                if (input_count>4) begin
                    if (slow_counter==input_count)
                        seven_seg1 = 7'bllllllll;
                    else
                        seven_segl = store[slow_counter];
                end
               else begin
                    seven_seg1 = store[0];
               end
            S1:
                seven seg1 = 7'b1110001;
            52:
                seven seg1 = 7'b1100010;
            53:
                seven_seg1 = 7'b1100010;
       endcase
        end
     2'b01: begin
       Activate = 4'bl011;
       // activate LED2 and Deactivate LED1, LED3, LED4
       case (state)
            S0:
            if (input_count>4) begin
                if((slow_counter+1) == input count)
                    seven_seg1 = 7'bl1111111;
                else if (slow_counter == input_count)
                    seven_seg1 = store[0];
                else
                    seven seg1 = store[slow counter+1];
```

```
else begin
            seven seg1 = store[1];
        end
        S1:
            seven seg1 = 7'blllllll1;
        S2:
            seven_seg1 = 7'bllllllll;
        53:
           seven seg1 = 7'blllllll;
    endcase
   end
2'bl0: begin
   Activate = 4'bl101;
    // activate LED3 and Deactivate LED2, LED1, LED4
   case (state)
        S0:
        if (input count >4) begin
            if((slow counter+2) == input count)
                seven seg1 = 7'bllllllll;
            else if ((slow counter+1) == input count)
                seven_seg1 = store[0];
            else if (slow counter == input count)
                    seven seg1 = store[1];
            else
                 seven_seg1 = store[slow_counter+2];
        end
        else begin
            seven seg1 = store[2];
        end
        51:
            seven seg1 = 7'bl1111111;
        S2:
            seven_segl = 7'blllllll;
        S3:
            seven seg1 = 7'b11111111;
    endcase
```

```
end
    2'bll: begin
        Activate = 4'bl110;
        // activate LED4 and Deactivate LED2, LED3, LED1
        case (state)
            S0:
            if (input count >4) begin
                if((slow_counter+3) == input_count)
                     seven seg1 = 7'b1111111;
                else if ((slow_counter+2) == input_count)
                     seven_segl = store[0];
                else if ((slow_counter+1) == input_count)
                     seven seg1 = store[1];
                else if (slow counter == input count)
                     seven_seg1 = store[2];
                else
                     seven seg1 = store[slow counter+3];
            end
            S1:
                seven_segl = a;
            S2:
                seven seg1 = a;
            53:
                seven_seg1 = a;
       endcase
        end
    endcase
end
always @(*) //q,state?
begin
    case (state)
        S0: begin
```

```
S0: begin
3
                if (btn == 3'bl10)
                     next_state = S1;
3
                else if (btn == 3'blll)
                     next state = S2;
3
                else if (btn == 3'b010)
                     next_state = S4;
                else
                    next_state = S0;
1
            end
3
            S1: begin
                if (btn == 3'bl11)
                     next_state = S2;
J
                 else if (btn == 3'bll0) begin
5
                     next state = S1;
                else if (btn == 3'b010)
                     next_state = S4;
                else
                     next_state = S0;
3
            end
            S2: begin
                next state = S3;
            end
9
J
            S3: begin
                 if (btn == 3'b110)
                    next_state = S1;
                else if (btn == 3'blll) begin
                     next state = S3;
                     end
3
                else if (btn == 3'b010)
                     next state = S4;
```

```
else if (btn == 3'b010)
               next state = S4;
           else
              next_state = S0;
           end
      endcase
   end
   always @ (posedge cout2)
   begin
       if (state == S2)begin
           store[input_count] <= a;
           input_count <= input_count+1;
      end
       else if (state == S4) begin
           input_count <= 0;
           for (i=0;i<20;i=i+1) begin
               store[i]<=7'bl1111111;
           end
      end
      else begin end
       state <= next_state;
   end
endmodule
```

2. Testbench file

```
module lab4_toptb();
reg clk;
wire [3:0] Activate;
wire [6:0] seven_segl;
reg [7:0] a;
reg [2:0] btn;
always #0.3 clk = ~clk;
initial begin
clk = 0;
a = 7'b0110000;
a = #230 7'b1001100;
a = #100 7'b0000110;
a = #100 7'b0000001;
a = #100 7'b1001111;
end
initial begin
btn = 3'b0000;
btn = #40 3'b110; //30
btn = #30 3'b111; //60
btn = #30 3'b000; //90
btn = #40 3'b110; //140
btn = #30 3'b111; //170
btn = #30 3'b000; //200
btn = #40 3'b110; //240
btn = #30 3'b111; //270
btn = #30 3'b000; //300
btn = #40 3'b110; //240
btn = #30 3'b111; //270
btn = #30 3'b000; //300
btn = #40 3'b110; //240
btn = #30 3'bl11; //270
btn = #30 3'b000; //300
btn = #3660 3'b010; //240
```

If we only store 2 numbers, we delete these three blocks of code

```
btn = #3660 3'b010; //240
btn = #30 3'b000; //300
end

lab4_top utb(seven_segl,Activate,a,clk,btn);
//led_segment LS(display,seven_segl);
endmodule
```

C) Constrain file

```
set property PACKAGE_PIN W5 [get ports clk]
set property IOSTANDARD LVCMOS33 [get ports clk]
create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports clk]
# leds
set property PACKAGE_PIN V17 [get ports {a[0]}]
set property IOSTANDARD LVCMOS33 [get ports {a[0]}]
set property PACKAGE_PIN V16 [get ports {a[1]}]
set property IOSTANDARD LVCMOS33 [get ports {a[1]}]
set property PACKAGE_PIN W16 [get ports {a[2]}]
set property IOSTANDARD LVCMOS33 [get ports {a[2]}]
set property PACKAGE_PIN W17 [get ports {a[3]}]
set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
set property PACKAGE_PIN W15 [get ports {a[4]}]
set property IOSTANDARD LVCMOS33 [get ports {a[4]}]
set property PACKAGE PIN V15 [get ports {a[5]}]
set property IOSTANDARD LVCMOS33 [get ports {a[5]}]
set property PACKAGE PIN W14 [get ports {a[6]}]
set property IOSTANDARD LVCMOS33 [get ports {a[6]}]
set property PACKAGE PIN U1 [get ports {btn[0]}]
set property IOSTANDARD LVCMOS33 [get ports {btn[0]}]
set property PACKAGE_PIN T1 [get ports {btn[1]}]
set property IOSTANDARD LVCMOS33 [get ports {btn[1]}]
set property PACKAGE PIN R2 [get ports {btn[2]}]
set property IOSTANDARD LVCMOS33 [get ports {btn[2]}]
set property PACKAGE_PIN W7 [get ports {seven_seg1[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {seven seg1[6]}]
set property PACKAGE_PIN W6 [get ports {seven_segl[5]}]
    set property IOSTANDARD LVCMOS33 [get_ports {seven_seg1[5]}]
set property PACKAGE PIN U8 [get ports {seven seg1[4]}]
   set property IOSTANDARD LVCMOS33 [get ports {seven_segl[4]}]
set property PACKAGE_PIN V8 [get ports {seven_seg1[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {seven_seg1[3]}]
set property PACKAGE_PIN U5 [get ports {seven_seg1[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {seven_seg1[2]}]
set property PACKAGE_PIN V5 [get ports {seven_segl[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {seven_seg1[1]}]
set property PACKAGE PIN U7 [get ports {seven seg1[0]}]
set property PACKAGE_PIN U2 [get ports {Activate[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Activate[0]}]
set property PACKAGE_PIN U4 [get ports {Activate[1]}]
   set property IOSTANDARD LVCMOS33 [get ports {Activate[1]}]
set_property PACKAGE_PIN V4 [get_ports {Activate[2]}]
   set property IOSTANDARD LVCMOS33 [get ports {Activate[2]}]
set_property PACKAGE_PIN W4 [get_ports {Activate[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Activate[3]}]
#Buttons
create clock -period 20.000 -name clk -waveform {0.000 10.000}
set input delay -clock [get clocks clk] 0.000 [get ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
set output delay -clock [get clocks clk] 0.000 [get ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
```

D) 1.Utilization report

| 1. Slice Logic | 1. | Slice | Logic |
|----------------|----|-------|-------|
|----------------|----|-------|-------|

| 1 | Site Type | 1 | Used | 1 | Fixed | 1 | Available | 1 | Util% | 1 |
|----|-----------------------|----|------|-----|-------|----|-----------|----|-------|----|
| + | | + | | -+- | | + | | -+ | | -+ |
| 1 | Slice LUTs* | Î | 462 | 1 | 0 | 1 | 20800 | 1 | 2.22 | 1 |
| -1 | LUT as Logic | | 462 | J | 0 | 1 | 20800 | 1 | 2.22 | 1 |
| 1 | LUT as Memory | 1 | 0 | 1 | 0 | 1 | 9600 | I | 0.00 | 1 |
| 1 | Slice Registers | 1 | 555 | 1 | 0 | 1 | 41600 | 1 | 1.33 | 1 |
| 1 | Register as Flip Flop | 1 | 545 | 1 | 0 | 1 | 41600 | 1 | 1.31 | 1 |
| 1 | Register as Latch | 1 | 10 | 1 | 0 | 1 | 41600 | 1 | 0.02 | 1 |
| 1 | F7 Muxes | 1 | 14 | 1 | 0 | 1 | 16300 | 1 | 0.09 | 1 |
| 1 | F8 Muxes | 1 | 7 | 1 | 0 | 1 | 8150 | 1 | 0.09 | 1 |
| + | | -+ | | -+- | | -+ | | + | | + |

2. Memory

| + | | + | | -+- | | -+ | | -+ | | + |
|---|----------------|---|------|-----|-------|-----|-----------|----|-------|---|
| 1 | Site Type | 1 | Used | 1 | Fixed | 1 | Available | I | Util% | I |
| + | | + | | -+- | | -+ | | -+ | | + |
| ı | Block RAM Tile | I | 0 | П | 0 | . [| 50 | L | 0.00 | L |
| 1 | RAMB36/FIFO* | 1 | 0 | 1 | 0 | 1 | 50 | 1 | 0.00 | 1 |
| 1 | RAMB18 | 1 | 0 | 1 | 0 | 1 | 100 | 1 | 0.00 | 1 |
| | | | | 1 | | | | | | |

* Note: Each Block RAM Tile only has one FIFO logic availab.

3. DSP

| 1 | Site T | ype I | Used | 1 | Fixed | 1 | Available | 1 | Util% | 1 |
|---|--------------|-------|------|----|-------|---|-----------|---|-------|----|
| + | | + | | + | | + | | + | | -+ |
| 1 | DSPs | 1 | 0 | 1 | 0 | 1 | 90 | 1 | 0.00 | 1 |
| + | - | + | | -+ | | + | | + | | + |

4. IO and GT Specific

.-----

| . 1 | Site Type | 1 | Used | 1 | Fixed | 1 | Available | 1 | Util% | 1 |
|-----|-----------------------------|---|------|---|-------|---|-----------|----|-------|----|
| + | | + | | + | | + | | -+ | | -+ |
| 1 | Bonded IOB | 1 | 22 | 1 | 0 | 1 | 106 | 1 | 20.75 | 1 |
| 1 | Bonded IPADs | 1 | 0 | 1 | 0 | 1 | 10 | 1 | 0.00 | 1 |
| 1 | Bonded OPADs | 1 | 0 | 1 | 0 | 1 | 4 | 1 | 0.00 | 1 |
| 1 | PHY_CONTROL | I | 0 | 1 | 0 | 1 | 5 | J | 0.00 | J |
| 1 | PHASER_REF | 1 | 0 | 1 | 0 | I | 5 | 1 | 0.00 | 1 |
| 1 | OUT_FIFO | 1 | 0 | 1 | 0 | 1 | 20 | 1 | 0.00 | 1 |
| 1 | IN_FIFO | 1 | 0 | 1 | 0 | 1 | 20 | 1 | 0.00 | 1 |
| 1 | IDELAYCTRL | 1 | 0 | 1 | 0 | 1 | 5 | 1 | 0.00 | 1 |
| 1 | IBUFDS | 1 | 0 | 1 | 0 | 1 | 104 | 1 | 0.00 | 1 |
| 1 | GTPE2_CHANNEL | 1 | 0 | 1 | 0 | 1 | 2 | 1 | 0.00 | 1 |
| 1 | PHASER_OUT/PHASER_OUT_PHY | 1 | 0 | 1 | 0 | 1 | 20 | 1 | 0.00 | 1 |
| 1 | PHASER_IN/PHASER_IN_PHY | Ţ | 0 | 1 | 0 | 1 | 20 | J | 0.00 | J |
| 1 | IDELAYE2/IDELAYE2_FINEDELAY | 1 | 0 | 1 | 0 | I | 250 | 1 | 0.00 | 1 |
| 1 | IBUFDS_GTE2 | 1 | 0 | 1 | 0 | 1 | 2 | 1 | 0.00 | 1 |
| 1 | ILOGIC | 1 | 0 | 1 | 0 | 1 | 106 | 1 | 0.00 | 1 |
| 1 | OLOGIC | 1 | 0 | 1 | 0 | 1 | 106 | 1 | 0.00 | 1 |

5. Clocking

| I | Site Type | 1 | Used | 1 | Fixed | 1 | Available | 1 | Util% | 1 |
|---|------------|---|------|---|-------|---|-----------|---|-------|---|
| + | | + | | + | | + | | + | | + |
| l | BUFGCTRL | 1 | 2 | 1 | 0 | 1 | 32 | Ţ | 6.25 | 1 |
| I | BUFIO | 1 | 0 | 1 | 0 | 1 | 20 | I | 0.00 | 1 |
| ı | MMCME2_ADV | 1 | 0 | 1 | 0 | 1 | 5 | 1 | 0.00 | 1 |
| ı | PLLE2_ADV | 1 | 0 | 1 | 0 | 1 | 5 | 1 | 0.00 | 1 |
| I | BUFMRCE | 1 | 0 | 1 | 0 | ١ | 10 | 1 | 0.00 | 1 |
| ı | BUFHCE | 1 | 0 | 1 | 0 | 1 | 72 | 1 | 0.00 | 1 |
| ı | BUFR | 1 | 0 | 1 | 0 | 1 | 20 | 1 | 0.00 | 1 |
| 1 | | | | | | 4 | | | | |

2.Power report

1. Summary

| Total On-Chip Power (W) | 0.079 |
| Dynamic (W) | 0.008 |
| Device Static (W) | 0.072 |
| Effective TJA (C/W) | 5.0 |
| Max Ambient (C) | 84.6 |
| Junction Temperature (C) | 25.4 |
| Confidence Level | Low |
| Setting File | --- |
| Simulation Activity File | --- |
| Design Nets Matched | NA |

3.Timing report

| Design Timing Summary

| 1 | Design | Timing | Summary | |
|---|--|--------|---------|--|
| 1 | 200-00-00-00-00-00-00-00-00-00-00-00-00- | | | |

| WNS (ns) | TNS (ns) | TNS Failing Endpoints | TNS Total Endpoints | WHS (ns) | THS(ns) I |
|----------|----------|-----------------------|---------------------|----------|-----------|
| | | | | | |
| 3.606 | 0.000 | .0 | 1062 | 0.133 | 0.000 |

| THS Failing Endpoints | THS Total Endpoints | WPWS (ns) | TPWS (ns) | TPWS Failing Endpoints | TPWS Total Endpoints |
|-----------------------|---------------------|-----------|-----------|---|----------------------|
| | | | | _ ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | |
| 0 | 1062 | 4.500 | 0.000 | 0 | 391 |


slack

```
Slack (MET) :
                          3.606ns (required time - arrival time)
  Source:
                        CDIV/count0_reg[26]/C
                             (rising edge-triggered cell FDRE clocked by sys_clk_pin {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:
                          CDIV/count3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin {rise@0.000ns fall@5.000ns period=10.000ns})
                          sys_clk_pin
  Path Group:
                          Setup (Max at Slow Process Corner)
  Path Type:
                         10.000ns (sys clk pin rise@10.000ns - sys clk pin rise@0.000ns)
  Requirement:
                         5.807ns (logic 0.952ns (16.394%) route 4.855ns (83.606%))
  Data Path Delay:
  Logic Levels:
                          4 (LUT4=2 LUT5=2)
 Logic Levels: 4 (L014=2 L015=2)


Clock Path Skew: -0.028ns (DCD - SCD + CPR)
   Destination Clock Delay (DCD): 4.776ns = (14.776 - 10.000)
Source Clock Delay (SCD): 5.078ns
   Source Clock Delay
                             (SCD):
   Clock Pessimism Removal (CPR): 0.274ns
  Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
   Total System Jitter (TSJ): 0.071ns
                            (TIJ): 0.000ns
   Total Input Jitter
                            (DJ):
                             (DJ): 0.000ns
(PE): 0.000ns
   Discrete Jitter
   Phase Error
                       (clock sys_clk_pin rise edge)
                                                     0.000
                                                             0.000 r
                                                    0.000 0.000 r clk (IN)
                                                   0.000
1.458
                                                             0.000 clk
1.458 r clk_IBUF_inst/O
                       net (fo=0)
 W5
                      IBUF (Prop_ibuf_I_0)
                      net (fo=1, routed)
                                                   1.967 3.425 clk_IBUF
 BUFGCTRL_X0Y0
                      BUFG (Prop_bufg_I_0)
                                                     0.096
                                                               3.521 r clk_IBUF_BUFG_inst/O
                                                   1.557 5.078 CDIV/clk IBUF BUFG
                      net (fo=390, routed)
 SLICE X55Y21
                      FDRE
                                                                     r CDIV/count0_reg[26]/C
 SLICE X55Y21
                    FDRE (Prop_fdre_C_Q) 0.456 5.534 r CDIV/count0_reg[26]/Q
net (fc=2, routed) 0.981 6.515 CDIV/count0_reg[26]
                                               0.981 6.515 CDIV/count0_reg[26]
0.124 6.639 r CDIV/count0[0]_i_11__1/0
0.520 7.159 CDIV/count0[0]_i_11__1_n_0
0.124 7.283 r CDIV/count0[0]_i_3_1/0
0.689 7.973 CDIV/count0[0]_i_3_1_n_0
                      net (fo=2, routed)
 SLICE_X57Y18
                      LUT4 (Prop_lut4_I2_0)
                      net (fo=1, routed)
 SLICE_X56Y18
                      LUT5 (Prop_lut5_I4_0)
                      net (fo=1, routed)
                                                   0.124 8.097 f CDIV/count0[0] i 1 1/0
1.554 9.650 CDIV/count0[0] i 1 1 n 0
 SLICE X56Y18
                      LUT4 (Prop_lut4_I0_0)
                      net (fo=68, routed)
                                                   0.124 9.774 r CDIV/count3
1.111 10.885 CDIV/clear
                                                              9.774 r CDIV/count3[0]_i_1_1_1/0
 SLICE_X53Y20
                      LUT5 (Prop_lut5_I0_0)
                      net (fo=32, routed)
                                                                 r CDIV/count3_reg[20]/R
 SLICE_X54Y24
                     FDRE
                      (clock sys_clk_pin rise edge)
                                                    10.000
                                                             10.000 r
 W5
                                                             10.000 r clk (IN)
                                                    0.000
                                                             10.000 clk
11.388 r clk_IBUF_inst/0
                      net (fo=0)
                                                     0.000
                                                   1.388
                       IBUF (Prop_ibuf_I_0)
                                              1.862 13.250 clk_IBUF
0.091 13.341 r clk_IBUF_BUFG_inst/O
1.435 14.776 CDIV/clk_IBUF_BUFG
                      net (fo=1, routed)
 BUFGCTRL_X0Y0
                      BUFG (Prop_bufg_I_0)
                      net (fo=390, routed)
                      FDRE
 SLICE_X54Y24
                                                                     r CDIV/count3_reg[20]/C
                                                   0.274 15.050
                      clock pessimism
                                                -0.035 15.015
-0.524 14.491
                      clock uncertainty
 SLICE X54Y24
                     FDRE (Setup fdre C R)
                                                   -0.524 14.491 CDIV/count3 reg[20]
                      required time
                                                              14 491
                       arrival time
                                                              -10.885
```

3.606


E) Schematic




F) Waveform analysis



From the last waveform we can see that, after each S2 state, the value of a will be put in the "store" register. In my simulation, "EE4301" corresponding to hexadecimal number 30,30,4x,06,01,4f has been stored in the register in order. Next in the S0, we can see that for the enable number e,d,b,7 (the MSB to LSB), the moving text function is achieved.



Next it is the simulation for storing less than 3 character. In my simulation, I store the character "EE4", which is corresponding to 30,30,4c. The display and moving text is shown as followed:



The storing process are shown in the next page.

| | | 60.000 |) ns | | | | | | | |
|-----------------------|------------|--------------|----------------|----------------|----------------|-----------------|----------------|-----------------|---------------|--------------|
| Name | Value | | 100 ns | 200 ns | 300 ns | 400 ns | 500 ns | 600 ns | 700 ns | 800 ns |
| ■ Ma[7:0] | 30 | | 30 | X 4c | X 06 | X 01 | X | | 4f | |
| 🖬 🛂 btn[2:0] | 6 | E X 7 | 0 (6 (7) | 0 (6 (7) | 0 (6)7 | 0 (6 (7) | 0 (6 (7 | k | 0 | |
| slow_counter[4:0] | 00 | است ا | | | | 00 | | | | |
| store[0:19][6:0] | 7f,7f,7f,7 | 7f,70 | (30,7f,7f,7f,7 | 0 X 30,30,7f,0 | X 30,30,4c,7f, | 70 X 30,30,4c,0 | X 30,30,4c,06, | DD X 30,30,4c,0 | 6,01,4f,7f,7f | 7f,7f,7f,7f, |
| [0][6:0] | 7f | 7f | X | | | 3 | 0 | | | |
| [1][6:0] | 7f | | 7 f | Х | | | 30 | | | |
| 1 [2][6:0] | 7f | | 7 f | | Х | | | e . | | |
| 3][6:0] | 7f | | | 7 f | | Х | | 06 | | |
| [4][6:0] | 7f | | | 7 f | | | Х | | 1 | |
| [5] [6:0] | 7f | | | | 7 f | | | X | 4 f | |
| [6][6:0] | 7f | | | | | 7f | | | | |
| [7] [6:0] | 7f | | | | | 7 f | | | | |
| [8] [6:0] | 7f | | | | | 7 f | | | | |
| 1 [9][6:0] | 7f | | | | | 7 f | | | | |
| 11 [10] [6:0] | 7f | | | | | 7f | | | | |
| [11][6:0] | 7f | | | | | 7 f | | | | |
| II 😽 [12][6:0] | 7f | | | | | 7f | | | | |
| 13 [13] [6:0] | 7f | | | | | 7 f | | | | |
| 14 [14] [6:0] | 7f | | | | | 7f | | | | |
| 15 [15] [6:0] | 7f | | | | | 7 f | | | | |
| [16][6:0] | 7f | | | | | 7 f | | | | |
| 17 [6:0] | 7f | | | | | 7 f | | | | |
| H [18][6:0] | 7f | | | | | 7f | | | | |
| II [19][6:0] | 7f | | | | | 7 f | | | | |
| ■ 😽 state[2:0] | 1 | X 2 | 3 0 1 1 | 2 / 3 / 1 / 2 | X3 X 0 X 1 X | 2 / 3 / 1 / 2 | X3 X 0 X 1 X | 2 / 3 / | 0 | |
| next_state[2:0] | 1 | 1 3 | 0 1 2 | 3 (0) 1 (3 | 0 1 2 | 3 (0) 1 (3 | X 0 X 1 X 2 X | 3 / | 0 | |
| input_count[4:0] | 00 | 00 | 01 | 02 | 03 | 04 | 05 | X | 06 | |