

## APB1 peripheral reset register (RCC\_APB1RSTR)

Address offset: 0x10

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	DAC RST	PWR RST	BKP RST	Res.	CAN RST	Res.	USB RST	I2C2 RST	I2C1 RST	UART5 RST	UART4 RST	USART 3 RST	USART 2 RST	Res.	
	RW	RW	RW		RW		RW	RW	RW	RW	RW	RW	RW		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 RST	SPI2 RST	Reserved		WWDG RST	Reserved		TIM14 RST	TIM13 RST	TIM12 RST	TIM7 RST	TIM6 RST	TIM5 RST	TIM4 RST	TIM3 RST	TIM2 RST
RW	RW			RW			RW	RW	RW	RW	RW	RW	RW	RW	RW

Bits 31:30 Reserved, must be kept at reset value.

Bit 29 **DACRST**: DAC interface reset

Set and cleared by software.

0: No effect

1: Reset DAC interface

Bit 28 **PWRRST**: Power interface reset

Set and cleared by software.

0: No effect

1: Reset power interface

Bit 27 **BKPRST**: Backup interface reset

Set and cleared by software.

0: No effect

1: Reset backup interface

Bit 26 Reserved, must be kept at reset value.

Bit 25 **CANRST**: CAN reset

Set and cleared by software.

0: No effect

1: Reset CAN

Bit 24 Reserved, always read as 0.

Bit 23 **USBRST**: USB reset

Set and cleared by software.

0: No effect

1: Reset USB

Bit 22 **I2C2RST**: I2C2 reset

Set and cleared by software.

0: No effect

1: Reset I2C2

Bit 21 **I2C1RST**: I2C1 reset

Set and cleared by software.

0: No effect

1: Reset I2C1

Bit 20 **UART5RST**: USART5 reset

Set and cleared by software.

0: No effect

1: Reset USART5

Bit 19 **UART4RST**: USART4 reset

Set and cleared by software.

0: No effect

1: Reset USART4

Bit 18 **USART3RST**: USART3 reset

Set and cleared by software.

0: No effect

1: Reset USART3

Bit 17 **USART2RST**: USART2 reset

Set and cleared by software.

0: No effect

1: Reset USART2

Bit 16 Reserved, must be kept at reset value.

Bit 15 **SPI3RST**: SPI3 reset

Set and cleared by software.

0: No effect

1: Reset SPI3

Bit 14 **SPI2RST**: SPI2 reset

Set and cleared by software.

0: No effect

1: Reset SPI2

Bits 13:12 Reserved, must be kept at reset value.

Bit 11 **WWDGRST**: Window watchdog reset

Set and cleared by software.

0: No effect

1: Reset window watchdog

Bits 10:9 Reserved, must be kept at reset value.

Bit 8 **TIM14RST**: TIM14 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM14

Bit 7 **TIM13RST**: TIM13 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM13

Bit 6 **TIM12RST**: TIM12 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM12

Bit 5 **TIM7RST**: TIM7 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM7

Bit 4 **TIM6RST**: TIM6 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM6

Bit 3 **TIM5RST**: TIM5 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM5

Bit 2 **TIM4RST**: TIM4 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM4

Bit 1 **TIM3RST**: TIM3 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM3

Bit 0 **TIM2RST**: TIM2 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM2