

3.3. Instruction set summary

The processor implements the ARMv6-M Thumb instruction set, including a number of 32-bit instructions that use Thumb-2 technology. The ARMv6-M instruction set comprises:

- all of the 16-bit Thumb instructions from ARMv7-M excluding `CBZ`, `CBNZ` and `IT`
- the 32-bit Thumb instructions `BL`, `DMB`, `DSB`, `ISB`, `MRS` and `MSR`.

Table 3.1 shows the Cortex-M0 instructions and their cycle counts. The cycle counts are based on a system with zero wait-states.

Table 3.1. Cortex-M0 instruction summary

Operation	Description	Assembler	Cycles
Move	8-bit immediate	<code>MOVS Rd, #<imm></code>	1
	Lo to Lo	<code>MOVS Rd, Rm</code>	1
	Any to Any	<code>MOV Rd, Rm</code>	1
	Any to PC	<code>MOV PC, Rm</code>	3
Add	3-bit immediate	<code>ADDs Rd, Rn, #<imm></code>	1
	All registers Lo	<code>ADDs Rd, Rn, Rm</code>	1
	Any to Any	<code>ADD Rd, Rd, Rm</code>	1
	Any to PC	<code>ADD PC, PC, Rm</code>	3
	8-bit immediate	<code>ADDs Rd, Rd, #<imm></code>	1
	With carry	<code>ADCS Rd, Rd, Rm</code>	1
	Immediate to SP	<code>ADD SP, SP, #<imm></code>	1
	Form address from SP	<code>ADD Rd, SP, #<imm></code>	1
	Form address from PC	<code>ADR Rd, <label></code>	1
Subtract	Lo and Lo	<code>SUBS Rd, Rn, Rm</code>	1
	3-bit immediate	<code>SUBS Rd, Rn, #<imm></code>	1
	8-bit immediate	<code>SUBS Rd, Rd, #<imm></code>	1
	With carry	<code>SBCS Rd, Rd, Rm</code>	1
	Immediate from SP	<code>SUB SP, SP, #<imm></code>	1
Subtract	Negate	<code>RSBS Rd, Rn, #0</code>	1
Multiply	Multiply	<code>MULS Rd, Rm, Rd</code>	1 or 32 ^[a]
Compare	Compare	<code>CMP Rn, Rm</code>	1

Operation	Description	Assembler	Cycles
	Negative	CMN <i>Rn</i> , <i>Rm</i>	1
	Immediate	CMP <i>Rn</i> , #<imm>	1
Logical	AND	ANDS <i>Rd</i> , <i>Rd</i> , <i>Rm</i>	1
	Exclusive OR	EORS <i>Rd</i> , <i>Rd</i> , <i>Rm</i>	1
	OR	ORRS <i>Rd</i> , <i>Rd</i> , <i>Rm</i>	1
	Bit clear	BICS <i>Rd</i> , <i>Rd</i> , <i>Rm</i>	1
	Move NOT	MVNS <i>Rd</i> , <i>Rm</i>	1
	AND test	TST <i>Rn</i> , <i>Rm</i>	1
Shift	Logical shift left by immediate	LSLS <i>Rd</i> , <i>Rm</i> , #<shift>	1
	Logical shift left by register	LSLS <i>Rd</i> , <i>Rd</i> , <i>Rs</i>	1
	Logical shift right by immediate	LSRS <i>Rd</i> , <i>Rm</i> , #<shift>	1
	Logical shift right by register	LSRS <i>Rd</i> , <i>Rd</i> , <i>Rs</i>	1
	Arithmetic shift right	ASRS <i>Rd</i> , <i>Rm</i> , #<shift>	1
	Arithmetic shift right by register	ASRS <i>Rd</i> , <i>Rd</i> , <i>Rs</i>	1
Rotate	Rotate right by register	RORS <i>Rd</i> , <i>Rd</i> , <i>Rs</i>	1
Load	Word, immediate offset	LDR <i>Rd</i> , [<i>Rn</i> , #<imm>]	2
	Halfword, immediate offset	LDRH <i>Rd</i> , [<i>Rn</i> , #<imm>]	2
	Byte, immediate offset	LDRB <i>Rd</i> , [<i>Rn</i> , #<imm>]	2
	Word, register offset	LDR <i>Rd</i> , [<i>Rn</i> , <i>Rm</i>]	2
	Halfword, register offset	LDRH <i>Rd</i> , [<i>Rn</i> , <i>Rm</i>]	2
	Signed halfword, register offset	LDRSH <i>Rd</i> , [<i>Rn</i> , <i>Rm</i>]	2
Load	Byte, register offset	LDRB <i>Rd</i> , [<i>Rn</i> , <i>Rm</i>]	2
	Signed byte, register offset	LDRSB <i>Rd</i> , [<i>Rn</i> , <i>Rm</i>]	2
	PC-relative	LDR <i>Rd</i> , <label>	2
	SP-relative	LDR <i>Rd</i> , [<i>SP</i> , #<imm>]	2
	Multiple, excluding base	LDM <i>Rn</i> !, {<loreglist>}	1+N ^[b]
	Multiple, including base	LDM <i>Rn</i> , {<loreglist>}	1+N ^[b]
Store	Word, immediate offset	STR <i>Rd</i> , [<i>Rn</i> , #<imm>]	2

Operation	Description	Assembler	Cycles
	Halfword, immediate offset	<code>STRH Rd, [Rn, #<imm>]</code>	2
	Byte, immediate offset	<code>STRB Rd, [Rn, #<imm>]</code>	2
	Word, register offset	<code>STR Rd, [Rn, Rm]</code>	2
	Halfword, register offset	<code>STRH Rd, [Rn, Rm]</code>	2
	Byte, register offset	<code>STRB Rd, [Rn, Rm]</code>	2
	SP-relative	<code>STR Rd, [SP, #<imm>]</code>	2
	Multiple	<code>STM Rn!, {<loreglist>}</code>	1+N ^[b]
Push	Push	<code>PUSH {<loreglist>}</code>	1+N ^[b]
	Push with link register	<code>PUSH {<loreglist>, LR}</code>	1+N ^[b]
Pop	Pop	<code>POP {<loreglist>}</code>	1+N ^[b]
	Pop and return	<code>POP {<loreglist>, PC}</code>	4+N ^[c]
Branch	Conditional	<code>B<cc> <label></code>	1 or 3 ^[d]
	Unconditional	<code>B <label></code>	3
	With link	<code>BL <label></code>	4
	With exchange	<code>BX Rm</code>	3
	With link and exchange	<code>BLX Rm</code>	3
Extend	Signed halfword to word	<code>SXTH Rd, Rm</code>	1
	Signed byte to word	<code>SXTB Rd, Rm</code>	1
	Unsigned halfword	<code>UXTH Rd, Rm</code>	1
Extend	Unsigned byte	<code>UXTB Rd, Rm</code>	1
Reverse	Bytes in word	<code>REV Rd, Rm</code>	1
	Bytes in both halfwords	<code>REV16 Rd, Rm</code>	1
	Signed bottom half word	<code>REVSH Rd, Rm</code>	1
State change	Supervisor Call	<code>SVC #<imm></code>	- [e]
	Disable interrupts	<code>CPSID i</code>	1
	Enable interrupts	<code>CPSIE i</code>	1
	Read special register	<code>MRS Rd, <specreg></code>	4
	Write special register	<code>MSR <specreg>, Rn</code>	4
	Breakpoint	<code>BKPT #<imm></code>	- [e]

Operation	Description	Assembler	Cycles
Hint	Send event	SEV	1
	Wait for event	WFE	2 ^[f]
	Wait for interrupt	WFI	2 ^[f]
	Yield	YIELD ^[g]	1
	No operation	NOP	1
Barriers	Instruction synchronization	ISB	4
	Data memory	DMB	4
	Data synchronization	DSB	4

^[a] Depends on multiplier implementation.

^[b] N is the number of elements.

^[c] N is the number of elements in the stack-pop list including PC and assumes load or store does not generate a HardFault exception.

^[d] 3 if taken, 1 if not-taken.

^[e] Cycle count depends on core and debug configuration.

^[f] Excludes time spent waiting for an interrupt or event.

^[g] Executes as NOP.

See the *ARMv6-M ARM* for more information about the ARMv6-M Thumb instructions

Copyright © 2009 ARM Limited. All rights reserved.

ARM DDI 0432C

Non-Confidential