

Intro

This guide has been created to help you prepare for digital hardware interviews, particularly in the context of ASIC and FPGA design at a level expected from a recent graduate of an Computer Engineering program or similar. It covers a wide range of topics, including combinational and sequential logic, hardware description languages (HDL), microarchitecture, timing analysis, and more.

This guide is purely for informal educational and learning purposes for students.

Insights

- **Know Your Resume:** Be prepared to discuss everything listed—projects, tools, and responsibilities—at both high and detailed levels, including drawing a block diagram of your project while talking through it.
- **Cross-Functional Readiness:** Expect comprehensive questions that may span verification, design, and software/firmware interaction. Interviewers often assess system-level understanding beyond RTL and understanding of good design practices.
- **Problem Solving Focus:** Interviewers value your approach and reasoning more than just getting the right answer. Communicate your thought process clearly and consider trade-offs. Practice explaining your thought process during problems, and don't be afraid to ask for a moment to think or to confirm assumptions. This demonstrates critical thinking and ensures you fully understand the problem before solving it.
- **Master the Fundamentals:** Ensure a strong understanding of core digital design concepts such as pipelining, FSMs, combinational and sequential logic, and memory addressing. Often an interviewer will ask you to explain a concept before you do a design exercise.
- **PPA and Timing** Be ready to discuss Power-Performance-Area (PPA) tradeoffs, Clock Domain Crossing (CDC), FIFO design, and low-power strategies (e.g., clock gating, power gating). Be well-versed in setup and hold times, clock skew, on-chip variations, power consumption, metastability, and timing paths. Once again, relate thought processes and design choices to Power, Performance, and Area (PPA).
- **RTL Design Topics:** Practice implementing sequence detectors, understand the difference between Mealy and Moore machines, and be able to write clear, synthesizable RTL. Know that an RTL testbench is just as important as the module itself. Understanding the simulation tool and reading waveforms is essential.
- **Leverage Your Experience:** Be able to explain your past roles, design challenges, and key decisions. Reflect on what you learned and how you grew from those experiences. Show humility and a willingness to learn from mistakes. Do your best to be charismatic and personable, as interviewers are also evaluating if they want to work with you.

Interview Questions

Digital Design

1. How can you build an OR gate using only NAND gates? Show the Boolean algebra and the circuit diagram.
2. What is the difference between a combinational and a sequential circuit?
3. Explain the difference between a Mealy and a Moore state machine.

4. How do you construct a 2x1 multiplexer using basic gates?
5. Write the truth tables for JK and D flip-flops.
6. Design a D flip-flop using a JK flip-flop.
7. Design a 2-bit counter using JK flip-flops.
8. What are setup time and hold time in sequential circuits?

Verilog

1. What is the difference between synchronous and asynchronous resets? Provide Verilog examples.
2. How do you swap two variables in Verilog with and without a temporary register? Provide Verilog examples.
3. Compare blocking and non-blocking assignments in Verilog. When should each be used?
4. What distinguishes a latch from a flip-flop?
5. Which types of Verilog code in the image below will infer a latch, and why?

a. Which of the following code will infer latches in the design?

```
always @(s1 or s0 or i0 or i1 or i2 or i3)
case ({s1, s0})
2'd0 : out = i0;
2'd1 : out = i1;
2'd2 : out = i2;
endcase
```

```
always@(x or y)
out = x & y & z;
```

Figure 1: Latch Inference in Verilog.

6. Describe the differences between `case`, `casez`, and `casex`.
7. Determine the output of the following `casez` and `casex` statements:

What will be the Output when data = X1 ?

<pre> 1 module casez_example(2 input [1:0] data, 3 output reg [3:0] out); 4 5 always @(*) begin 6 casez(data) 7 2'b0z: out = 1; 8 2'bz0: out = 2; 9 2'bz1: out = 3; 10 2'bxz: out = 4; 11 12 2'b0x: out = 5; 13 2'bx0: out = 6; 14 2'bx1: out = 7; 15 2'bx1: out = 8; 16 17 default: \$display("Invalid sel input"); 18 endcase 19 end 20 endmodule </pre>	<pre> 1 module casex_example(2 input [1:0] data, 3 output reg [3:0] out); 4 5 always @(*) begin 6 casex(data) 7 2'b0x: out = 1; 8 2'bx0: out = 2; 9 2'bx1: out = 3; 10 2'bxz: out = 4; 11 12 2'b0x: out = 5; 13 2'bx0: out = 6; 14 2'bx1: out = 7; 15 2'bx1: out = 8; 16 17 default: \$display("Invalid sel input"); 18 endcase 19 end 20 endmodule </pre>
---	---

Figure 2: Verilog Case Statements.

8. What is a glitch in digital circuits?
9. How would you eliminate the glitch shown in this waveform and code?




Figure 3: Glitch Waveform Example.

10. Write Verilog for a circuit with three input gates, three D flip-flops, and a single output gate:

17. Write the Verilog code for this diagram.




Figure 4: Circuit Diagram for Verilog Module.

11. Design an FSM that detects the sequence “011” and write the Verilog code.

12. What is the difference between inter-delay and intra-delay statements?
13. Given the code and delays below, what are the resulting logic outputs?

a. What is the output of this logic at time 0 and time 5?

```

1  module tb;
2  reg a, b, c, q;
3
4  initial begin
5      $monitor("[%0t] a=%0b b=%0b c=%0b q=%0b", $time, a, b, c, q);
6
7      // Initialize all signals to 0 at time 0
8      a <= 0;
9      b <= 0;
10     c <= 0;
11     q <= 0;
12
13     // Inter-assignment delay: Wait for #5 time units
14     // and then assign a and c to 1. Note that 'a' and 'c'
15     // gets updated at the end of current timestep
16     #5 a <= 1;
17         c <= 1;
18
19     // Intra-assignment delay: First execute the statement
20     // then wait for 5 time units and then assign the evaluated
21     // value to q
22     q <= #5 a & b | c;
23
24     #20;
25 end
26 endmodule

```

Figure 5: Verilog Delay Statements.

Signal Processing

1. What is sampling in the context of digital signal processing?
2. What is the Nyquist theorem, and how does it relate to sampling?
3. How is an analog signal converted to digital? (Cover sampling and quantization/discretization.)
4. Explain aliasing, both in the time and frequency domains.
5. How many bits are needed to represent a signal with N distinct values? ($\log_2(N)$)
6. Compare FIR and IIR filters: benefits, limitations, and their phase characteristics.
7. How do you derive the transfer function of an IIR filter (given a diagram)?

Digital/Physical

1. Identify and explain timing violations in the following waveform:




Figure 6: Timing Violation Waveform.

2. Using given setup times, calculate the minimum viable clock period:




Figure 7: Timing Calculation Example.

3. Describe the design handoff from Verilog to floorplanning (e.g., 45nm project).
4. How were power (VDD) and ground (GND) nets routed in your project?
5. Explain the process and goals of clock tree synthesis.
6. What makes clock lines unique in digital layouts?

7. What are the typical challenges during place and route/layout?
8. What file types (e.g., SDC) were used in your flow?
9. Which static timing analysis tool was used to close timing?

Miscellaneous

1. Describe how an FPGA functions.
2. What is a Look-Up Table (LUT) in the context of FPGAs?
3. Recall key topics from computer architecture (e.g., jump, branch, C-level mappings).
4. What is a Phase-Locked Loop (PLL)?
5. Define clock jitter and its impact on performance.
6. Review sampling and aliasing — what issues can arise?
7. What are the Fourier and Laplace transforms used for?
8. Walk through a typical ASIC design flow and project life cycle.
9. What is the difference between DRC and LVS checks?
10. What are DACs and ADCs, and how are they applied in systems?

From Harris & Harris Textbook: “Computer Architecture & Digital Design”

Combinational Logic

1. Draw a two-input XOR gate using only NAND gates. What is the minimum number of gates required?
2. Design a circuit that determines whether a month has 31 days based on a 4-bit input.
3. What is a tristate buffer? Explain its function and typical use cases.
4. Why are NAND gates considered universal? Justify your answer.
5. Why can a circuit’s contamination delay be shorter than its propagation delay?

Sequential Logic

1. Create an FSM that detects the input sequence 1010.
2. Design a serial FSM that performs two’s complement bit-by-bit.
3. What is the difference between a latch and a flip-flop? When should each be used?
4. Design an FSM that functions as a 5-bit counter.
5. Implement an edge detector that outputs HIGH on a rising edge (0 to 1 transition).
6. What is pipelining, and why is it useful in digital systems?
7. Define negative hold time in the context of flip-flops.

Timing and Metastability

1. Explain timing constraints for logic between two registers.
2. If a buffer is added to the clock input of the second flip-flop, how does that affect the setup time requirement?
3. What is metastability, and how do synchronizers mitigate its effects?

Verilog/SystemVerilog

1. What is the difference between blocking and non-blocking assignments in Verilog?
2. When should you use `always_comb` vs. `always_ff`?
3. How do you write a clean and efficient testbench in SystemVerilog?
4. Compare `case` statements with `if-else` constructs in Verilog.
5. How do you define parameterized modules in Verilog?

Microarchitecture & FPGA Design

1. What are pipeline hazards, and how can they be resolved?
2. Why don't modern CPUs use extremely deep pipelines (e.g., 100 stages)?
3. Compare cache organizations: direct-mapped, set-associative, and fully-associative.
4. What are the key differences in design approach between FPGAs and ASICs?
5. Discuss the trade-offs involved in implementing FSMs on an FPGA.

Miscellaneous Digital Design Topics

1. Compare clock gating and power gating. When is each used?
2. How does clock skew impact setup and hold timing?
3. What is the difference between synchronous and asynchronous resets?
4. How can multiplication be implemented efficiently in digital circuits?
5. What is the maximum possible result from multiplying two N-bit numbers?