QUADRUPLE DIFFERENTIAL LINE RECEIV WITH 3-STATE OUTPUTS

SLLS097C - JUNE 1980 - REVISED FEBRUARY 2002

9 1 3B

GND

Meets or Exceeds the Requirements of D, N, OR NS PACKAGE (TOP VIEW) ANSI Standards EIA/TIA-422-B and **EIA/TIA-423-B and ITU Recommendations** 1B 16 VCC V.10 and V.11 1A [15 AB 3-State, TTL-Compatible Outputs 14 🛮 4A 1Y **∏** 3 **Fast Transition Times** 1.2EN **∏** 4 13 T 4Y **Operates From Single 5-V Supply** 12 3,4EN 2Y 🛮 2A 11 3Y Designed to Be Interchangeable With 2B **∏** 7 10 3A Motorola™ MC3486

description

The MC3486 is a monolithic quadruple differential line receiver designed to meet the specifications of ANSI Standards TIA/EIA-422-B and TIA/EIA-423-B and ITU Recommendations V.10 and V.11. The MC3486 offers four independent differential-input line receivers that have TTL-compatible outputs. The outputs utilize 3-state circuitry to provide a high-impedance state at any output when the appropriate output enable is at a low logic level.

The MC3486 is designed for optimum performance when used with the MC3487 quadruple differential line driver. It is supplied in a 16-pin package and operates from a single 5-V supply.

The MC3486 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGED DEVICES		
TA	PLASTIC SMALL OUTLINE (D, NS)	PLASTIC DIP (N)	
0°C to 70°C	MC3486D MC3486NS	MC3486N	

The D package is available taped and reeled. Add the suffix R to the device type (e.g., MC3486DR). The NS package is only available taped and reeled.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Motorola is a trademark of Motorola, Incorporated.




FUNCTION TABLE (each receiver)


DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y		
V _{ID} ≤ 0.2 V	Н	Н		
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Н	?		
$V_{ID} \le -0.2 V$	Н	L		
Irrelevant	L	Z		
Open	Н	?		

H = high level, L = low level, Z = high impedance (off), ? = indeterminate

logic diagram (positive logic)



schematics of inputs and outputs





MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SLLS097C - JUNE 1980 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	8 V
Input voltage, V _I (A or B inputs)	
Differential input voltage, V _{ID} (see Note 2)	±25 V
Enable input voltage	8 V
Low-level output current, IOL	50 mA
Package thermal impedance, θ _{JA} (see Note 3): D package	73°C/W
N package	67°C/W
NS package	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential-input voltage, are with respect to network ground terminal.
 - 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIC	Common-mode input voltage			±7	V
V _{ID}	Differential input voltage			±6	V
VIH	High-level enable input voltage	2			V
VIL	Low-level enable input voltage			0.8	V
T _A	Operating free-air temperature	0		70	°C



MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SLLS097C - JUNE 1980 - REVISED FEBRUARY 2002

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	MAX	UNIT	
V _{IT+}	Differential input high-threshold voltage	$V_0 = 2.7 \text{ V}, \qquad I_0 = -0.4 \text{ mA}$			0.2	V
V_{IT-}	Differential input low-threshold voltage	$V_{O} = 0.5 \text{ V}, \qquad I_{O} = -8 \text{ mA}$		-0.2†		V
V_{IK}	Enable-input clamp voltage	$I_{\parallel} = -10 \text{ mA}$			-1.5	V
Vон	High-level output voltage	V_{ID} = 0.4 V, I_{O} = -0.4 mA, See Note 4 and Figure 1		2.7		٧
VOL	Low-level output voltage	$V_{\mbox{\scriptsize ID}} = -0.4 \mbox{ V}, \qquad I_{\mbox{\scriptsize O}} = 8 \mbox{ mA},$ See Note 4 and Figure 1			0.5	٧
1	OZ High-impedance-state output current $ \frac{V_{IL} = 0.8 \text{ V}, \qquad V_{ID} = -3 \text{ V},}{V_{IL} = 0.8 \text{ V}, \qquad V_{ID} = 3 \text{ V},} $	$V_{IL} = 0.8 \text{ V}, \qquad V_{ID} = -3 \text{ V},$	V _O = 2.7 V		40	
юz		$V_0 = 0.5 \text{ V}$		-40	μΑ	
		V _{CC} = 0 V or 5.25 V, Other inputs at 0 V	$V_{I} = -10 \text{ V}$		-3.25	
	Differential-input bias current		$V_I = -3 V$		-1.5 _	mA
IВ	Differential-input bias current		V _I = 3 V		1.5	ША
			V _I = 10 V		3.25	
1	High-level enable input current	$V_{I} = 5.25 \text{ V}$ $V_{I} = 2.7 \text{ V}$			100	μΑ
lιΗ	nigir-ievei enable in p ut current				20	
IլL	Low-level enable input current	V _I = -0.5 V			-100	μΑ
los	Short-circuit output current	$V_{ID} = 3 V, V_{O} = 0,$	See Note 5	-15	-100	mA
ICC	Supply current	V _{IL} = 0	•		85	mA

[†] The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

NOTES: 4. Refer to ANSI Standards TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.

5. Only one output should be shorted at a time.

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high- to low-level output	See Figure 2		28	35	ns
tPLH	Propagation delay time, low- to high-level output			27	30	ns
^t PZH	Output enable time to high level	See Figure 3		13	30	ns
tPZL	Output enable time to low level			20	30	ns
^t PHZ	Output disable time from high level			26	35	ns
tPLZ	Output disable time from low level			27	35	ns



PARAMETER MEASUREMENT INFORMATION





Figure 1. V_{OH}, V_{OL}





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 6 ns.

B. C_L includes probe and stray capacitance.

Figure 2. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\Gamma} \leq$ 6 ns, $t_f \le 6 \text{ ns.}$

B. CL includes probe and stray capacitance.

1.3 V

C. All diodes are 1N916 or equivalent.

Figure 3. Test Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.