A Seminar Report on

Cache Memory

In Partial Fulfillment of Bachelor of Technology in Computer Science and Engineering

Submitted by **Dinesh Kumar Mali**

Submitted To Mr. Rajkumar Chaudhary

Under the guidance of **Guide's name here**



Department of Computer Science and Engineering Government Engineering College Bikaner

Department of Computer Science and Engineering

Govt. Engineering College Bikaner

Certificate

This is to certify that the Seminar Report entitle Cache Replacement Policies has been submitted by Mr. **Dinesh Kumar Mali** in partial in fulfillment for the requirement of the degree of Bachelor of Technology, Final Year for the academic Session 2017-2018. work as prescribed by Rajasthan Technical University, Kota.

Dinesh Kumar Mali 14EEBCS021, CSE, dkmsn8@gmail.com , Govt. ECB, Bikaner

Date:

Place: Bikaner

Department of Computer Science and Engineering

Govt. Engineering College Bikaner

Acknowledgement

This is opportunity to express my heartfelt words for the people who were part of this seminar in numerous ways, people who gave me unending support right from beginning of the seminar report.

I want to give sincere thanks to the principal, Prof. Dinesh Shringi, sir for his valuable support. I extend my thanks to Mr. Ranu Lal Chauhan, HOD CSE Department for his cooperation and guidance.

Yours Sincerely, Dinesh Kumar Mali

Abstract

In this Given Report of Seminar we are studying three Research Papers Viz The V-Way Cache: Demand-Based Associativity via Global Replacement [1]A Case for MLP-Aware Cache Replacement[2] and Bank-aware Dynamic Cache Partitioning for Multicore Architectures [3]. The First Paper proposed the V way, set associative cache achieves an average miss rate reduction by 13 % on sixteen benchmarks. The Second Paper proposed a framework for MLP-aware cache replacement by a run-time technique by calculating MLP-based cost for all and A low-overhead Hardware Sampling Based Adaptive replacement (SBAR) to dynamically choose between MLP-aware and traditional replacement. The third paper proposed a dynamic partitioning method based on realistic last level cache designs of CMP processors it used a Cycle accurate , Full system simulator based on and 8-core DNCUA CMP system.

Contents

C	ertific	cate		i
A	cknov	vledge	ement	i
1	The	V-Wa	ay Cache	1
	1.1	Introd	luction	1
	1.2	Motiva	ation	2
		1.2.1	Problem	2
		1.2.2	Example	3
		1.2.3	Solution	3
	1.3	V-Wa	ay Cache	5
		1.3.1	Terminology	5
		1.3.2	Structure	5
		1.3.3	Operation	6
	1.4	Desig	rning a Practical Global Replacement Algorithm	7
		1.4.1	Reuse Frequency	7
		1.4.2	Cost Effectiveness of Frequency Based Replacement	8
		1.4.3	Reuse Replacement	8
		1.4.4	Variable Replacement Latency	9
	1.5	Resul	lts	9
		1.5.1	Performance of V-Way Cache	9
2	A C	ase for	r MLP-Aware Cache Replacement	11
	2.1		lcution	11
		2.1.1	Not All Misses are Created Equal	11
		2.1.2	Contributions	13
	2.2	Backg	round	13
	2.3	Comp	outing MLP-Based Cost	14
		2.3.1	Algorithm	14
		2.3.2	Distribution of $mlp-cost$	15
		2.3.3	Predictability of the $mlp-cost$ metric	15
	2.4	The I	Design of an MLP-Aware Cache Replacement Scheme	16
		2.4.1	The Linear (LIN) Policy	17
		242	Results for the LIN Policy	17

	2.5 2.6 2.7 2.8	Tournament Selection of Replacement (TSEL) Policy Dynamic Set Sampling	19 19
3	Ban	ak-aware Dynamic Cache Partitioning for Multicore Archi-	•
	tect	ures	21
	3.1	INTRODUCTION	21
	3.2	CMP-BASELINE	22
	3.3	BANK-AWARE CACHE PARTITIONING	23
		A. Cache Profiling of Applications	23
		B. Bank-aware Assignment of Cache Capacity	25
		C. Allocation Algorithm on CMP	28
	3.4	Results	30
4	Con	aclusion	32

List of Figures

1.1	Percent reduction in miss rate compared to a 256kB 8-way set- associative cache	2
1.2	Traditional set-associative cache using local replacement	3
1.3	Variable-way set-associative cache using global replacement	4
1.4	V-Way Cache	5
$1.4 \\ 1.5$	Distribution of L2 cache line reuse.	7
1.6	Reuse Replacement : (a) RCT and PTR register. (b) State ma-	'
	chine for the reuse counters	8
1.7	Reduction in miss rate with: V-way cache (TDR=2), fully-associative cache, and double sized baseline	10
1.8	Percentage IPC improvement over the baseline for a system with	-0
1.0	a V-Way L2 cache	10
2.1	The drawback of not including MLP information in replacement	10
0.0	decisions.	12
2.2	Distribution of $mlp - cost$. The horizontal axis represents the	
	value of mlp-cost in cycles and the vertical axis represents the	
	percentage of total misses. The dot on the horizontal axis repre-	
0.0	sents the average value of $mlp - cost$	15
2.3	(a) Microarchitecture for MLP-aware cache replacement (Figure	1.0
0.4	not to scale). (b) Quantization of $mlp - cost.$	16
2.4	IPC improvement with LIN (λ) as λ is varied	17
$\frac{2.5}{2.6}$	Tournament Selection for a single set	18
2.6	(a) The TSEL-global mechanism (b) An approximation to TSEL-	
	global mechanism using sampling (c) Sampling Based Adaptive	10
0.7	Replacement (SBAR) for a cache that has eight sets	18
2.7	IPC improvement with the SBAR mechanism	19
2.8	MLP-aware replacement using different costsensitive policies	20
3.1	Baseline CMP system	23
3.2	LRU histograms based on Mattsons stack algorithm	24
3.3	LRU histograms examples of SPEC CPU2000 benchmarks	25
3.4	Cache banks aggregation schemes	26
3.5	An example of typical CMP cache partitioning	27
3.6	Cache allocation algorithm flow chart	29

3.7	Relative	miss	rate o	of 8-core sets	over	the no-partitioning scheme .	30
		~			_		

List of Tables

1.1	Probability of finding a data-victim as replacement latency in-	
	creases.	
3.1	Overhead of the proposed MSA Profiler	2

Chapter 1

The V-Way Cache

1.1 Introduction

Cache hierarchies in CPU play A very important role in bridging the gap between the processor speed and Memory Latency. As processor speed increases and memory latency becomes more critical, intelligent design of secondary caches becomes very important. The performance of the cache directly depends on its success at storing data which will be used in future. In a set-associative cache, the number of entries to replacement policy is limited to numbers of ways. On a miss, a victim is identified from set of ways. The replacement policy could select better victim by considering the global access history of each victim.

Inorder to achieve the lowest possible miss rate, a cache should be organized as fully associative with $Beldays\ OPT$ replacement policy but we know that OPT sees the future which we cant. The power, latency and hardware cost of fully-associative make it impractical and OPT is Impossible as we know that it needs Future knowledge we don't have. Doubling the associativity to 16 ways this improves the miss rate, where making cache fully-associative results in much more improvement. The fully-associative cache with OPT even reduces the miss rate than a set-associative cache of double size.

A fully-associative cache has two advantages which are distinct over a set-associative cache: conflict -miss minimization and global replacement. There is an inverse relationship between the number of conflicts -misses in a cache and the associativity of cache. A fully set-associative cache always minimized conflict -misses by maximizing associativity. Also, as the associativity of cache increases, the scope of the information to perform replacement increase.




Figure 1.1: Percent reduction in miss rate compared to a 256kB 8-way set-associative cache.

The Contribution of This paper works as follows:

- 1. They Proposed a novel mechanism to provide the benefit of global replacement while maintaining hit latency of set-associative cache. They call this *Variable-Way* Set Associative or *V-way Cache*.
- 2. For the V-way cache, They propose a practical global replacement policy based on the fact on access frequency called *Resue Replacement*. Resue replacement performs perfectly than LRU policy at a fraction of hardware cost and complexity

1.2 Motivation

1.2.1 Problem

Memory accesses in basic purpose application are non-uniformly distributed across the sets in the cache. This in-uniform creates a heavy demand on some sets , which can cause conflict misses, while other sets remain underutilized. Victim cache are small, fully-set associative buffers that provide limited additional associativity for big utilized entries in a direct -mapped cache. With these Schemes,

if the first attempt to access the cache results in a miss and hash function is changed. These techniques were proposed for first level direct -mapped cache, and their effectiveness reduces as associativity increases due to inherent performance in increase associativity .

1.2.2 Example

the V-way Cache With example. Consider the four-way set-associative cache shown in the figure 1.2 .For simplicity, the cache contains only two sets: Set A and Set B. The data-store is shown as a linear array .The memory references in working set of X all map to set A, while x0, x1 etc are represented in the figure as x0, x1 etc.




Figure 1.2: Traditional set-associative cache using local replacement.

If cache accesses are totally uniform as in Figure 1.2(a), the demand on Set A and B is equal and both halves of data-store. This is not a case in actual application. Due to variable demand on sets. In Figure 1.2(b), presumably at a different phase in the program, working set X increase by one and Y decreased by. set A is unable accommodate all so resulting conflict misses and thrashing. Set B on the hand has a dormant way. A Basic Set-associative cache cannot adapt its associativity because lines in the data-store are statically mapped to entries in tag store. This static partitioning local replacement. When a cache miss occurs a victim is chosen within target set and corresponding entries in tag-store and data-store are replaced.

1.2.3 Solution

By increasing the number of tag-store entries relative to the data lines proved the flexibility to accommodate data cache lines on per set basis Figure 1.3(a) shows the same example from 1.2, here a number of tag store is doubled. By doing this the typically 2-3% to the overall storage requirement of secondary cache.

The extra tag-store which added as additional set rather than addition way in order to keep the number of tag comparison required on all access unchanged at four. The number of data lines remains constant.




Figure 1.3: Variable-way set-associative cache using global replacement.

By increasing the size of tag-store creates the following effects:

- 1. the memory references are redistributed across the cache sets. after doubling the number of sets, number of bits used to index is increased by one. In figure 1.3(a), the new most -significant bit of index working set X across set A0 and A1.
- 2. There no longer exists a static one to one mapping between tag-store entries and data lines.

Every valid tag-store entry now contains a pointer to a unique location in data-store. This mapping may change dynamically and implies tag comparison and data lookup is to be performed serially.

Now with the twice as many tag-store entries as data lines, each set in the cache contains, on average, two out of four valid entries. For that, as the demand on individual sets fluctuates, the cache responds by varying the associativity of the individual sets, as shown in figure 1.3(b).

There exists a dormant way, now in set B1. The data lines associated this way the tag-store entry is detected by global replacement policy and allocated to new tag-store entry in A0. The tag-store entry of the way is then invalidated. The presence of additional tags, combined with the use this replacement policy allows the Set A0 and B1 vary in response to changing demand.

1.3 V-Way Cache

1.3.1 Terminology

Now here property of the V-Way cache is the existence of more tag-store entries than data lines. Now defines the tag-to-data ratio (TDR) as the ratio of the number of tag-store entries to the number of data lines, where TDR $\,1$. The case TDR $\,=1$ is equivalent to a traditional cache. In the example in Section 2, TDR $\,=2$ because there are twice as many tag-store entries as data lines.

1.3.2 Structure




Figure 1.4: V-Way Cache.

figure 1.4 is given here shows the structure of The V-way cache. The V-way cache has two decoupled structure: the tag-store and data-store. Each entry on the tag-store contains status information (a valid bit, dirty bit, and replacement information), tag bits and Foward Pointer(FPTR) which identifies the unique entry in data-store.

If the valid bit in a tag-store entry is cleared, all other information in the entry, including the FTPR, is considered invalid. Each data-store entry contains a data line and valid bit a reverse pointer (RPTR). This pointer finds a unique entry in tag store.

1.3.3 Operation

As We know that A *V-way cache* consists of two sequential array lookups, depending on whether the first lookup is performed first. If the tag-store gets a hit, the FPTR is used to perform a direct-mapped lookup into data-store to get the data line. Replacement information is updated accordingly in both. If the tag-store lookup fails to get a matching entry, a cache miss is signaled because the tag-store and data-store are decoupled, two victims must be identified for ensuing line fill: a tag-victim and a data-victim.

The tag-victim is always one of the entries in the target set of tag-store and is chosen before it And selection of this is based on two scenarios:

- 1. there exists a least one invalid tag-store entry in the set. Because there are twice as many tags as data lines, the probability of getting an invalid entry in the set is high. In 12 out of 16 benchmarks studies and 90% victims were provided by invalided entries. The tag-victim is updated with a victim and valid set and The RPTR of data is updated to point the new one and finally, replacement information is updated to both.
- 2. All tag-store entires in tagte set are valid. It is the uncommon case given that tag-victim is chosen using the local replacement scheme of the tag-store. The tag-victim in the line case contains a valid FPTR and data lines to which it pints and bypassing the data-store is evicted from cache and a write-back is scheduled if necessary as it already points to correct one, replacement information is updated to both

In a basic set-associative cache, after an initial period, all tag-store entries in the cache are valid and barring invalidation that already occurred due to implacement of cache coherency p protocol. In the *V-way cache* each time data-store's global replacement engine is run to find a victim, tag-store entry is unlikely to be used in future is invalid.

The proposed *V-way cache* in figure 1.4 has a maximum associativity of four ways, but the technique can apply in general to any set-associative cache. A *V-way cache* can potentially achieve better miss rate of twice its size. The success of this cache depends on how well its replacement engine chooses data-victim.

1.4 Designing a Practical Global Replacement Algorithm

Here the ability of V-way cache to reduce miss rate totally depends upon on intelligence of global replacement policy. A policy such as Random or FIFO increases miss rate as we know that when compared against a baseline configuration (TDR=1). $Perfect\ LRU$ is far better and more effective than this policy and has space complexity of $O(n^2)$.

Here they intend to design a replacement algorithm that performs comparably to $Perfact\ LRU$ method at lower cost in both hardware and latency.

1.4.1 Reuse Frequency

The Stream of references that are accessed in the second level cache (L2) is filtered version of the main memory references stream as seen by the first level cache (L1). In other words, only those addresses that miss in L1 is transferred to L2. This filtering effect typically results in much lower of locality in L2 than L1.

They here defined *reuse count* as the number of L2 access to a cache line after its initial line fill. When the L2 line is installed it resue count is set to zero and then increased by on for each L2 access. a line is evicted from L2 cache its reuse count is read and the bucket of global distribution is increased by one.the figure 1.5 shows the distribution of resue counts for all evicted lines in L2.




Figure 1.5: Distribution of L2 cache line reuse.

1.4.2 Cost Effectiveness of Frequency Based Replacement

Before the research has found the significance of access frequency on relationship to cache permanence. Few author has proposed the use of frequency information for placement and replacement of cache lines. *Johnson* loses frequency information to make cache bypass decision. *Hallnor et al* use access frequency with hysteresis to implement an algorithm called generalization replacement, which requires 33 bits of information per tag-store entry.

1.4.3 Reuse Replacement

Now here they are proposing *Reuse Replacement*, a frequency based global replacement algorithm that is both fast and inexpensive in terms of cost. Figure 1.6(a) shows the structure that required to implement this algorithm.

Every data line in the cache has an associated reuse counter. The reuse counters are two-bit saturating counters and these are kept in *Reuse Counter Table* to avoid accessing the data when reading or updating. PTR register points to entry in RCT where global replacement engine will begin searching for next victim .




Figure 1.6: Reuse Replacement : (a) RCT and PTR register. (b) State machine for the reuse counters.

When a cache line is installed in the cache, the reuse counter with the corresponding data-story entry is set to zero. For each access to a cache line, the reuse counter is increased by saturating arithmetic. On a cache miss, the global replacement engine searches the RCT for a reuse counter equal to zero.

1.4.4 Variable Replacement Latency

The Reuse Replacement algorithm is guaranteed to find a victim, the time required to do so can be vary depending upon the overall level of reuse in the program. They refer to victim distance as the number of times the PTR register in increased before the victim is found. In the theoretical worst case, every reuse counter in the RCT is saturated, victim distance will have the value $(2^N - 1)$ X NUM_REUSE_COUNTER for an N-bit reuse counter. They expect the victim's distance to be lower than the theoretical maximum for two reasons. First of all, the majority of cache line exhibit reuse as shown in figure 1.5. Second, decoupling the tag-store entries from data-store entries has the effect of randomizing the memory access pattern generating long victim distances.

Assuming that eight counters can be tested in one cycle, Table 1.1 Shows the probability of finding a victim as search time increases, based on experimentation.

Table 1.1: Probability of finding a data-victim as replacement latency increases.

Latency					5 cycle
probablity	91.3%	96.9%	98.3%	98.9%	99.2%

The probability of finding a victim under five cycle is 99.2%, and five cycles is well below the miss latency of modern secondary caches. to avoid this victim-distances, however, the global replacement engine terminates the search five cycles and use the entry pointed by the PTR as data-victim.

1.5 Results

1.5.1 Performance of V-Way Cache

Figure 1.7 shows us the relative miss rate reduction for three different cache configuration compared against the baseline cache. The V-way cache has a maximum associativity of 8 ways and the both The V-way cache and fully associative cache have a 256KB data-store. The third cache configuration is a basic set-associative cache with same line size and associativity as the baseline but the data-store is doubled to 512KB.




Figure 1.7: Reduction in miss rate with : V-way cache (TDR=2), fully-associative cache, and double sized baseline.

in Figure 1.7 we can see the V-way cache approached this upper bound for $perlbmk, facerec, \ and \ gcc.$ They refer to primary upper bound as a $loose \ upper \ bound$ because differences in the LRU and Reuse Replacement policies can result in the V-way cache outperforming the fully-associative cache as seen with crafty, vortex, vpr, twolf.




Figure 1.8: Percentage IPC improvement over the baseline for a system with a V-Way L2 cache.

Chapter 2

A Case for MLP-Aware Cache Replacement

2.1 Introduction

As we know that imbalance between processor and memory speeds increases, the focus is improving the system performance over to the memory system. When there is a miss at largest on-chip cache, processing stops after a few cycle and the resources remain in the idle situation for many more cycles. The inability to process instructions in parallel with long-latency cache misses gets in performance loss.

2.1.1 Not All Misses are Created Equal

The servicing misses in parallel decreases the number of time of the processor has to stop due to given number of long-latency memory access. However, MLP is not uniform across all the memory access in a program. Some miss occurs in isolation due to pointer-chasing loads, some misses occur in parallel; with other the performance loss due to from a cache is reduced when multiple caches are services in parallel because the idle cycles waiting for memory to get amortized over the misses.

Traditional cache replacement algorithms are not aware of the display in performance loss that results from the variation in MLP among the cache misses. The replacement methods try to decrease the number of misses with an implicit assumption that reduction in misses correlates with the reduction in MLP, the number of misses may or may not correlate directly with the number of cycles .




Figure 2.1: The drawback of not including MLP information in replacement decisions.

Figure 2.1 (a) shows a loop containing 11 memory references. There are no other memory access instructions in the loop and the loop iterates many times.

First let us consider a replacement method which tries to minimize the number of misses, without taking *MLP* information into account. *Belady's OPT* provides a theoretical minimum for the number of misses by evicting a block that is going to accessed farthest in the future. Figure 1(b) shows the behaviour of *Belady's OPT* for a given the access stream. At point B, block P1, P2, P3 and P4 were accessed in the immediate past and will be accessed again in the future So the cache contains Block P1, P2, P3 and P4 at point B. This results in hits for the next access block P4, P3, P2, P1 and misses for S1, S2, S3, S4 blocks.

Second .consider a simple *MLP-aware* Policy, which tries to reduce the number of isolate misses. This Method keeps un cache the blocks that lead to isolated misses (S1, S2, S3) rather than the blocks that lead to parallel misses (P1, P2, P3, P4). Such method evicts the least-recently-used P-block form the cache. From Figure 1(c) shows the behaviour of Such *MLP-aware* policy for a given access stream. The cache has space for four blocks and the loop contains only 3 S-block (S1, S2, S3) therefore it never affects any s-bock at any point in the loop. At the first loo[iteration each access to S1, S2, S3 gets a hit. The block P1, P2, P3 gets a miss.

2.1.2 Contributions

Based on the observation that the aims of cache replacement policy algorithms is to reduce the memory relate stalls rather than to reduce the raw number, we propose *MLP-aware* cache replacement and make the following contributions;

- 1. As a first step to enable *MLP-aware* cache replacement, they propose run-time algorithms that can compute a cost for in-flight misses.
- 2. they show that for most benchmark .*MLP-aware* cost for misses to individual cache blocks. The last time *MLP-aware* cost can be used as a predictor for next time *MLP-aware* cost.
- 3. They propose a simple replacement policy called Linear policy (LIN) which takes both recency and *MLP-aware* cost into account to implement a practical *MLP-aware* cache replacement method. This shows a 23% improvement with policy in beenhards.
- 4. The LIN policy does not perform well for the benchmark in which the *MLP-based* cost differs for misses to an individual cache block. They proposed the *Tournament Selection(TSEL)* method to selects between *LIN* and *LRU* on per-set basis, depending on which policy results in the least number of memory-related stall cycles
- 5. It is expensive to implement to a *TSEL* method on a per-set basis for all the set in the cache. Based on the key in-sight that a few sampled set can be used to decide the replacement policy globally for the care they proposed a method called which is a *low-hardware Adaptive Replacement(SBAR)*. *SBAR* allows dynamic selection between *LIN* and *LRU* while incurring a storage overhead of 1885B.

2.2 Background

Out-of-order execution inherently improves MLP by continuing the execute instruction after a long-latency miss. Instruction processing stops only when the instruction window becomes full. The analytical model of out-of-order superscalar processor proposed by Karkhanis and Smith provides fundamental insight into how parallelism in L2 missed can reduce the cycles per instruction incurred due to L2 misses.

The effectiveness of an out of order going ability to increase MLP is limited by the instruction windows size. Several proposals have looked at the problem of scaling the instruction window for out of order processor. They concluded that microarchitecture optimization can have the profound impact on increasing MLP. They also formally defined instantaneous MLP as the number if useful long-latency off-chip accesses outstanding when there is at least one such access outstanding.

All of the techniques which are describes thus so far by them here is try to improve MLP by overlapping long-latency memory operations. MLP is not uniform across all memory access in a program. While some of the misses are parallelized many misses still occur in isolation IT makes sense to make this variation in MLP visible to the cache replacement algorithms. cache replacement if made MLP-aware can increase performance reducing the number of isolated misses at expense of parallel misses. Critically, as defined, is determined by how long instruction processing continues after load miss n where MLP is determined by how many additional misses are encounter while servicing a miss. In general, any cost-based replacement method including the one which is proposed here can be used for implementing a MLP-aware replacement policy. However to use any cost-based replacement method they first need to define the cost of each block based on the MLP with which it was serviced. As the first step to enable MLP-aware cache replacement, they introduce a run-time method to compute MLP-based cost.

2.3 Computing MLP-Based Cost

For current instruction for the window sizes, instruction processing stalls shortly after a long-latency miss occurs. The number of cycles for which a miss stalls the processor can be approximated by the number of cycles that the miss spends waiting to get serviced. For parallel misses, the stall cycles can be divided equally among all concurrent misses.

2.3.1 Algorithm

The information about the number of in-flight misses that we need and the number of cycles a miss is waiting to get serviced can easily be tracked by MSHR (Miss Status Holding Register). Each miss is allocated a MSHR entry before a request to services that miss is to sent memory. To compute The MLP-based cost they add a filed mlp-cost to each MSHR entry.

```
Algorithm 1 Calculate MLP-based cost for cache misses
```

```
init_mlp_cost(miss): /* when miss enters MSHR */ miss.mlp\_cost = 0
```

```
update_mlp_cost(): /* called every cycle */
N \Leftarrow \text{Number of outstanding demand misses in MSHR}
for each demand miss in the MSHR
miss.mlp\_cost += (1/N)
```

When a miss is allocated a MSHR entry. the mlp_cost field associated with that entry is set to 0 (zero). they count instruction access, load access and store access that miss in the largest on-chip cache as demand misses. Each cycle the mlp_cost of all misses in the MSHR is increased by one when an is serviced the mlp_cost filed in the MSHR represents the MLP-based cost of that miss.




Figure 2.2: Distribution of mlp-cost. The horizontal axis represents the value of mlp-cost in cycles and the vertical axis represents the percentage of total misses. The dot on the horizontal axis represents the average value of mlp-cost.

2.3.2 Distribution of mlp - cost

Figure 2.2 shows the distribution of mlp_cost for 14 SPEC benchmark measured on an eight-wide issue, out-of-order processor with 128-entry instruction window. An isolated miss takes 444 cycles to get serviced. The vertical axis represents the percentage of all misses and the horizontal axis corresponds to differ values of mlp_cot . The graph is plotted with 60-cycle intervals with the leftmost bar representing the percentage of missed that had a value of $0 <= mlp_cost < 60$ cycles. The rightmost part represents the percentage of all missed that had a mlp_cost of more than 420 cycles. For Each Benchmark, the average value of mlpcost is much less than 444 cycles. For art, more than 85% of the misses have a mlpcost of less than 120 cycle indicating a high parallelism in misses. The Objective of MLP-aware cache replacement is to reduce the number of isolated missed without substantially increasing the total misses. mlpcost can serve as useful metric in designing an MLP-aware replacement method

2.3.3 Predictability of the mlp-cost metric

One way to predict the future mlp_cost value of a block is to use the current mlp_cost value of that block. The usefulness of this method can evaluate by measuring the difference between the mlp_cost for misses which are successive to a cache block.

We call the absolute difference in the value of mlp_cost for misses which are successive in nature to cache block as delta. For example, let cache block A have mlpcost values of 444 cycles, 80 cycles, 80 cycles, 220 cycles for the four misses it had in the program. Then, the first delta for block A is 364 (k44480k) cycles.

For all the benchmark , except bzip2,parser, and mgrid the majority of delta values are less than 60 cycles. The average delta value of also failry low which measn the next time mlp_cost for a cahce block reamins failry close to currebt mlp_cost ths current mlp_cost can be used as predictor of the next mlp_cost of same block in MLP-aware cache replacement .

2.4 The Design of an MLP-Aware Cache Replacement Scheme

Figure 2.3(a) shows the microarchitecture design for MLP-aware cache replacement. The added structure are shaded. The cost calculation logic (CCl) contains the hardware implementation of Algorithms 1. It computes mlpcost for all demand misses. When miss gets serviced, the mlpcost of the miss is stored in tag-store of that cache blocks. For replacement, the cache invokes the Cost Aware Replacement Engine (CARE) to find the victim. CARE can consist of any generic cost-based method. They evaluate the MLP-aware cache replacement using both existing as well as novel cost based replacement method.




Figure 2.3: (a) Microarchitecture for MLP-aware cache replacement (Figure not to scale). (b) Quantization of mlp-cost.

2.4.1 The Linear (LIN) Policy

The baseline Replacement policy is LRU so it selects the candidate of cache block with least recently. Let $Victim_{LRU}$ be the victim selected by LRU and R(i) be recency.

$$Victim_{LRU} = arg \quad min\{R(i)\}$$
 (2.1)

They want a policy that takes into account both $Cost_q$ and Recency. They propose a replacement policy that employs a linear function of recency and $cost_q$. They call it Linear (LIN) policy.

$$Victim_{LRU} = arg \quad min\{R(i) + \lambda.Cost_q(i)\}$$
 (2.2)

The parameter λ determines the importance of $Cost_q$ in choosing the replacement victim. In case of a tie for the minimum value of $\{R + \lambda.Cost_q\}$, the candidate with smallest recency value is selected. With a high λ value, LIN policy tries to retain recent cache blocks that have high mlp_cost .

2.4.2 Results for the LIN Policy




Figure 2.4: IPC improvement with LIN (λ) as λ is varied.

2.5 Tournament Selection of Replacement (TSEL) Policy

Let MTD be the main tag directory of cache. For facilitating hybrid replacement. MTD is capable of implementing both LIN and LRU.MTD is happened with two auxiliary tag directory (ATD): ATD-LIN and ATD-LRU. Noth has the same associativity as MTD. A Saturating Counter (SCTR) keep track of which of two ATDs is doing better. The access stream visible to MTD is chosen based on the output of SCTR. They call it AS $Tournament\ Selection\ (TSEL)$. Figure 2.5 shows the operation of The TSEL for one set in the cache.




Figure 2.5: Tournament Selection for a single set.

the example in Figure 7(b), sampling reduces the number of ATD entries required for the TSEL-global mechanism to 3/8 of its original value. A natural question is: how many leader sets are sufficient to select the best performing replacement policy?




Figure 2.6: (a) The TSEL-global mechanism (b) An approximation to TSEL-global mechanism using sampling (c) Sampling Based Adaptive Replacement (SBAR) for a cache that has eight sets.

2.6 Dynamic Set Sampling

A very simple method but very expensive one is a way to implement the hybrid replacement for TSEL method for every set in the cache. In such implementation for each set in MTD there would be a set in ATD-LIN and ATD-LRU and SCTR counter. MTD can consult the SCTR corresponding to its set for choosing between LIN and LRU.

They call this implementation TSEL-local require two ATDS each sized the same as MTD, which makes it a high-overhead option. Another method of extending the TSEl method for the entire cache is to have both ATD-LIN and ATD-LRU feed a single SCTR counter. The output of single SCTR decides the policy for all set in MTD. They call this method TSEL-Global. An Example is shown in Figure 2.6(a)

2.7 Sampling Based Adaptive Replacement

Sampling makes it possible for us to chose the best performing policy with high probability even with very few sets in the ATD. Due to the number of; leader sets is small. The hardware overhead can be further reduced by embedding the functionality of one the ATDs in MTD. Figure 2.6(c) shows such a sampling-based hybrid Scheme called Sampling used Adaptive Replacement (SBAR). The sets in MTD are logically dived into two categories: Leader Sets and Follower Sets. The leader sets in MTD use only LIN policy for replacement and updates SCTR counter. The followers set implement both LIN and LRU policy for replacement and use SCTR output to choose their policy.




Figure 9. IPC improvement with the SBAR mechanism.

Figure 2.7: IPC improvement with the SBAR mechanism.

2.8 Results

They proposed the SBAR mechanism to implement a *MLP-aware* cache replacement policy. However, the central idea of this paper, MLP-aware cache replacement, is not limited in implementation to the proposed SBAR mechanism. Our framework for MLP-aware cache replacement makes even existing cost-sensitive replacement policies applicable to the MLP domain.

As an example, we use Adaptive Cost-Sensitive LRU (ACL) to implement an MLP-aware replacement policy. ACL was proposed for costsensitive replacement in Non-Uniform Memory Access (NUMA) systems and used the memory access latency as the cost parameter. Similarly, MLP information about a cache block can also be used as the cost parameter in ACL. Figure 2.8 shows the performance improvement of an MLP-aware replacement scheme implemented using ACL. For comparison, the results for SBAR are also shown.




Figure 2.8: MLP-aware replacement using different costsensitive policies.

Chapter 3

Bank-aware Dynamic Cache Partitioning for Multicore Architectures

3.1 INTRODUCTION

In the field of Computer architecture Chip Multiprocessors (CMP) has gradually become an attractive architecture for leveraging system integration by providing capabilities on a single die that would have previously occupied many more chip across multiple small systems which were used previously that are big in size. In a virtualization environment, workloads tend to place which are not similar demands on a shared resource and therefore due to these resource contention are much more likely to destructibility interfere in an unfair way. Consequently shared resources contention becomes the key performance bottleneck in CMPS. Shared resources include but are not limited to: Main memory bandwidth, main memory capacity, cache capacity, cache bandwidth, memory subsystem interconnection bandwidth with more system power.

In addition to cache partitioning need as wire delays are gradually becoming the most important design factor in the cache, architecture designers have successfully used banking techniques to migrate for increasing wire delays for the short distance. Banked architecture is now the typical design direction for caches in both industry and academia such thou are still not efficient enough since wire delay is problem. An alternative solution s the Non-Uniform Cache Architecture (NUCA) designs. NUCA is based on assuming non-uniform access latencies to all cache banks of a large L2. The NUCA model which was originally proposed for a single core was later made available for the multicore CMP version named CMP-NUCA by Beckmann et al.

So for these problems in the paper, they are contributing by proposing the following:

- 1. they propose a cache method, named *Bank-aware*, for CMP-DNUCA that is aware of banking structure of L2 Cache. Thier simulation showed a 70% reduction in missed compared to non-partitioned shared caches and a 25% miss reduction compared to static even partitioned which is a private cache. such miss rate reduction results in overall 43% and 11% reduction in CPI over the non-partitioned and static even partitioned schemes respectively.
- 2. They demonstrate a detail implementation of dynamic cache partitioning algorithms using a non-invasive, low-overhead monitoring method based on Mattson's Stack distance algorithms. The overall hardware overhead for the proposed cache profiling method is equal to 0.4% of their baseline L2 cache design.

3.2 CMP-BASELINE

Before this work, there are many works in industry and academia have proposed quite varied allocation and migration method for the cache memory. A large amount of work in academia has focused on free-form highly banked and non-uniform cache structures. This was in response to expected wire dominant nature of future technologies where the latency of large monolithic cache would become detrimental to the system performance. these prosed free form caches enable great freedom in allocation and migration policies. For example, take Huh et al. proposed 256x4 K bank cache ,in contrast industry has far typically implemented more traditional structures with fewer than eight cache bank that form multi-level caches, for example, Intel's 45nm Nehalem processor which is recently announced has three level of ache (32KB,256Kb.4 – 8MB) compared to two level in previous design.

Figure 3.1 shows their 8-core CMP-NUCA baseline system. Their design uses as the last-level of cache a DNUCA L2 cache with16 physical banks that provide a total of 16MB of cache capacity, Each of these Bank i9s configured as an 8-way set associative cache. Another way to see the cache is as a 128-way equivalent cache that is separated in 16 cache banks of 8 ways each/ The eight cache banks that are physically located next to a core called *Local banks* and rest are characterized as *Centre banks*. Core located next to *Local banks* have minimum access latency but that dealy cab significantly increases when core need to access a *Local bank* physically located next to another core. *Centre banks* have on average higher access latency that n*Local banks* but distance for each has smalle variation than *Local banks* so does the access latency.




Figure 3.1: Baseline CMP system.

The maximum possible latency without significant network contention is equal to 70 cycles (i.e. core 0 to access the *Local bank* next to core 7 since it requires 7 hops).

3.3 BANK-AWARE CACHE PARTITIONING

The following section they elaborate on their proposed *Bank-aware* cache partitioning scheme. They start by providing details about their application profiling method followed by their partition algorithms for assigning cache capacity to each core and finally, in the end, they described the cache partitioning allocation algorithm for their CMP-baseline system.

A. Cache Profiling of Applications

For dynamically profile the cache requirement of each core they implemented a cache miss prediction model based on Mattson's Stack distance algorithm. Mattson's Stack algorithm was initially proposed by Matsson et al. for reducing the simulation time of trace-driven caches by determining the miss ration of all positive cache sizes with a single pass through the trace. The basic idea of the algorithm was later used for efficient trace-driven simulation of set associative cache .more recently hardware-based MSA algorithm has been proposed for CMP system resources management.




Figure 3.2: LRU histograms based on Mattsons stack algorithm .

Figure 3.2 demonstrate such MSA profile for an application running on an 8-way associative cache. The application in the example shows a good temporal reuse of stored data in the cache the MRU position has the significant percentage of hits over the LRU position. Based on the application spatial and temporal locality the graph of Figure 3.1 can change accordingly. For example, the number of misses that will occur if we make the cache of Figure 3.2 half the size that is using 4 way instead of 8 ways would be previously measured misses plus the hits of the positions 5 up to 8 of the previous ache LRU stack distance.

Figure 3.3 Shows the projected cumulative miss ration of three benchmarks of SPEC CPU2000 benchmarks suit. They selected three examples out of 26 SPEC CPU2000 workloads that they simulated as examples of varied behaviour within the whole suit. To create the figure they collected the stack distance profile of bizip2,sixtrack and applu with each application executing stand-alone on their baseline CMP using cache described above.

The x-axis represents the number of cache ways that are dedicated to each application and y-axis shows MSA-based projected cumulative miss rate f each application. *Sixtrack* features a lot of miss with less than six ache ways dedicated to it but after that point, by giving more ways its misse are close to zero.




Figure 3.3: LRU histograms examples of SPEC CPU2000 benchmarks .

The hardware overhead of the profiling structure is primarily is defined by the implementation of necessary cache directory tag shadow copy. These cache blocks tags are necessary for identifying which cache block is assigned at each one of *hit* counters of Figure 3.2 and follow a detailed monitoring of resources requirement on ac the block granularity on their LLC. Additionally overhead is introduced by implementation of the *hit* counters themselves for each cache way but since these counters are shared over all the available ache-ways there overhead is difficulty lower than the cache block tag information for every set.

Table 3.1: Overhead of the proposed MSA Profiler

Structure Name	Overhead Equation	Overhead
Partial Tags	$tag_width*ways*cache_sets$	54kbits
LRU Stack Distance Implem.	$((lru_pointer_size*ways) + head/tail)*cache_sets$	27kbits
Hit Counters	$cache_ways*hit_counter_size$	2.25kbits

The hardware overhead of the proposed implementation for every necessary structure is included in Table 3.1.

B. Bank-aware Assignment of Cache Capacity

The work done in previously in MSA-based cache partitioning was analyzed on fully configurable cache shared among a small number of CPUs. They refer to this type of partitioning algorithm as *Unrestricted*. On the other hand, while Huh et al. proposed a method for partitioning a CMP-NUCA cache this relied on a highly banked structure that as they already explained in the Section 2 feature an unrealistic physical implementation.




Figure 3.4: Cache banks aggregation schemes.

As a solution, they proposed a scheme to partition cache bank structure using a MSA-based profiling method aligned with current industry directions that are using a smaller of higher capacity cache banks. Such configuration limits granularity of possible partition s and imposes a set of restrictions over the *Unrestricted*, technique proposed in the past. This is rotted in the need to aggregate multiple cache bank into a single partition. I the following they discuss potential aggregation method that is shown in Figure 3.4.

Aggregation possibilities:

- 1. Cascade: In this approach, all cache banks that contains portion assigned to a given core are connected the head to tail. To match the MSA LRU strategy all allocation is placed as MRU at the head of the chain. Each allocation causes a shift down of LRu. Evictions are passed down to chain from LRU out of MRU position in the next bank until a free spot is located (formed from the hit hay was moved to top) The structure is shown in Figure b. this method proved s for an LRU policy. The advantage of this method is that one can stitch together an arbitrary fraction of banks which will emulate the MSA very closely.
- 2. Address Hash: A common approach to cache a bank aggregation is the use of a *address hash*. Typically this method is used with a power of two number of cache banks such that lower order address bits can directly select the bank. While the system has also been built with non-power of two hashed this require complex modulo would be the IBM POWER4 and POWER5 processors.

3. **Parallel:** This method is very much like one given above, except that a line can be stored in any of cache banks. Allocation is controlled by roundrobin selection. A such any given line can be found in any of the cache banks. This forces additional look-up operations in a directory structure. This is less restrictive than *Address hash* in bank configuration. The migration rate is equivalent to *Address hash* however power is higher due to wider directory look-ups.

Based on this observation and the bank aggregation requirement they propose the following policies:

- 1. Center cache banks are completely assigned to a specic core. This prevents situations where aggregated banks are of different capacities.
- 2. Any core that is allocated *Center* banks, will receive a full *Local* bank.
- 3. Local cache banks can only be shared with an adjacent core. We only allow per assignment control at Local cache banks.

A typical allocation is shown in Figure 3.5 from the figure most of the core has multiple L2 cache banks allocated to them except L2 bank with core 3 and core 4, respectively.




Figure 3.5: An example of typical CMP cache partitioning.

To enforce the selected cache partitions they modify the typical design of a cache bak to support a vertical fine-grain cache -way partitioning method as they proposed. According to this method, each cache-way of a set associative cache cab belong to one or more specific cores. When a specific core suffers cache miss a modified LRU policy is used to select the least recently used cache block among the ones that belong to that specific core for replacement.

To reduce the design complexity all of the set in cache bank is vertically partitioning with the same cache-way assigned therefore the granularity assigning a different cache-way partition is a single cache bank.

C. Allocation Algorithm on CMP

In this section they describe in detail their *Bank-aware* assignment algorithm. They uses the concept of *Marginal Utility*. The amount of utility relative to the resource is defined as the *Marginal Utility*. Specifically *Marginal Utility* is defined as:

$$MarginalUtility(n) = MissRate(c+n) - MissRate(c)/n$$

They use this capability to make the best use of limited cache resources. They follow an interative approach where at any point they can compare the *Marginal Utility* of all possible allocation of unused capacity.

Their algorithms arrive at a capacity assignment vai success steps determining the maximum *Marginal Utility* for a subset of processors and assignment restriction. The overall flow is shown in Figure 3.6. The first step is to assign each-way in *Center* cache banks. In Box 2 they check if all banks are assigned if not step 1 is repeated following Rule 1 And 2 they mark all processor with *Centre* banks Complete (Box 3). In Box 4 they once again find the maximum *Marginal Utility* but assigned are limited to a possible pair of the processor.

In Box 5 they check of the new signage has caused any processor to overflow into another processor Local region if so they find the ideal pair with respect to minimum misses, Essentially we Defer the pairing as many steps as possible and make the best pairing choice once it is decided a processor should receive a fraction of an adjacent $Local\ bank$. Once the pair is assigned both processes are marked complete. This step is repeated until all cache way is assigned.




Figure 3.6: Cache allocation algorithm flow chart.

They use SPEC CPU2000 scientic benchmark suite, compiled to SPARC ISA with peak congurations, as the workload of our proposed scheme. We fast forward all the benchmarks for 1 billion instructions, and use the next 100M instructions to warm up the CMP-NUCA L2 cache. Each benchmark was simulated in our CMP-NUCA using Gems for a slice of 200M instructions after cache warm up.

3.4 Results

They randomly chose eight workload sets from the previous simulation to evaluate the proposed partitioning method on the 8-core full system shows the selected workload along with the cache-way that were assigned to each core by Bank-aware partition method.

Figure 3.7 and 3.8 shows the relative miss rate and CPI of *Equal-partition*. *Equal-partition*. is equivalent to assigning private cache partition of equal size to each core. From the figures both partitioning schemes shows a significant reduction in misses and CPI over the simple No-partition one, which is a strong indication of the need for partition the last level of cache.




Figure 3.7: Relative miss rate of 8-core sets over the no-partitioning scheme .

On average Bank-aware shows a 70% and 43% reduction in misses and CPI over No-partition, respectively. Moreover from Figure 3.7 their Bank-aware partitioning method show on average a 25% reduction over simple Equal-partition. This reduction is inline with the direction estimated in the experiment.




Figure 3.8: Relative CPI of 8-core sets over the no-partitioning scheme.

Figure 3.8 shows that their Bank-aware partitioning ,method can achieve 11% reduction in CPI over Equal-partition. method. Comparing Figure 3.7 and 3.8 some sets of workload demonstrate a much higher performance sensitivity to missed than other since reduction on L2 misses does not always result on an equal size reduction in CPI.

Chapter 4

Conclusion

We have studied the three research papers in the field of cache memory: The V-Way Cache: Demand-Based Associativity via Global Replacement [1] A Case for MLP-Aware Cache Replacement [2] and Bank-aware Dynamic Cache Partitioning for Multicore Architectures [3].

The V way cache provides a platform for other optimisation such as cache compression and power management. Invalid tag-store entries can be used to maintain inclusion information without the need for duplicating cache lines in the data-store. The V-Way cache has a built-in shadow directory that can provide feedback information to the replacement policy.

Memory Level Parallelism (MLP) varies across different misses of an application, causing some misses to be more costly on performance than others. The non-uniformity in the performance impact of cache misses can be exposed to cache replacement policy so that it can improve performance by reducing the costly misses.

Shared resources contention in CMP platform has been identified as key performance bottleneck that is expected to become worse as the number of cores on a chip continues to scale to higher numbers. Many solutions have been proposed but most assume either simplified cache hierarchies with no restriction or complex cache scheme that are difficult to integrate into a real design.

References

- [1] M. K. Qureshi, D. Thompson, and Y. N. Patt, "The v-way cache: demand-based associativity via global replacement," 32nd International Symposium on Computer Architecture (ISCA '05), pp. 544–555, 2005.
- [2] M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt, "A case for mlp-aware cache replacement," 33rd International Symposium on Computer Architecture (ISCA'06), pp. 167–178, 2006.
- [3] D. Kaseridis, J. Stuecheli, and L. K. John, "Bank-aware dynamic cache partitioning for multicore architectures," 2009 International Conference on Parallel Processing, pp. 18–25, 2009.