# Design of a Combinational Circuit (BCD to 7-Segment Decoder) – Reference Solution

# **Instructor:-**

Muhammad Asif Hasan

E: sasifhasan@hotmail.com

School of Electrical Engineering and Computer Sciences (SEECS)

H-12 Campus, National University of Sciences and Technology (NUST)



## National University of Sciences and Technology (NUST) School of Electrical Engineering and Computer Science

### Pre-Lab Tasks:

What do you mean by BCD numbers? Explain with Examples.

In computing and electronics, Binary coded Decimal (BCD) is a class of binary encoding of decimal numbers, where each decimal digit is represented by a fixed number of bits.

Decimal BCD


O OO

1 G1

2 10

7-Segment LED Displays are commonly used for displaying decimal Numbers (0 to 9). It can also be used for displaying alphabets. A 7-Segment LED Displays essentially consist of 7 LEDs configured as shown below to display numbers. It comes in two configurations. Common Cathode and Common Anode. Draw the diagram showing connections to drivers and power source and ground for both configurations and highlight differences between the two. Also give signal logic level required to light up the LEDs in the segment in each configuration:

Drow diagram of common cothade and common ande-



In common cathode, all the cathodes of LEPs are connected together to common ground (GND), while in common anode, all the anodes of LEPs are connected together to common positive supply (+Vec).

(+Vec).

Common cathode => Logic High required to light up segments

Common anode => Logic Low required to Light up segments

EE221: Digital Logic Design


Page 3





# National University of Sciences and Technology (NUST) School of Electrical Engineering and Computer Science

- 3. Design a BCD-to-Seven Segment Decoder with minimum number of gates that coverts BCD Numbers 0 through 9 in such a way that the display shows 0-9 on the Seven-Segment-Display. The unused input combinations should be taken as don't care conditions. For what configuration are you making truth table?
  - a) Give Truth Table

Inputs (BCD)				Outputs(7 LEDs on 7-Segment Display)						
А	В	С	D	а	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	B	1	0	1	1	0	0	0	0
0	0	1	0	1	\	0	1	1	0	
0	0	1	1	1	1		1	0	0	1
0	1	0	3	0	1	1	0	0	1	1
3	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	
1	0	0	1	1	1	1	1	0	1	1
	0	1	0	X	×	×	X	X	X	×
	0	1	1	X	×	X	X	X	X	X
1	1	0	0	X	×	- 1/2	×	×	X	X
	1	3	- 1	X	34	×	×	X	X	X
1	1	1	0	×	X	X	X	X	×	X
	1	1	1	X	×	X	X	×	×	X








c) Draw Hardware Schematic diagram showing pin numbering and connections of each IC.

Draw a hardwore schematic diagram as you draw for lab 5.

EE221: Digital Logic Design

Page 6



### Lab Tasks:

4. Implement the above circuit in hardware using minimum number of NAND gates.

5. Mention which configuration of 7-Segment Display did you use in Lab? If you were to use the other configuration what change would you need in your circuit?

Common Cathode configuration was used, the ground (GMO) If common Anade configuration was used, the ground (GMO) will be replaced by positive supply (+Vec). Also all the reduced expressions of a - g would hange because the decoder table will be changed.

EE221: Digital Logic Design

Page 7