Introduction To Verilog

Instructor:-

Muhammad Asif Hasan

E: sasifhasan@hotmail.com


School of Electrical Engineering and Computer Sciences (SEECS)

H-12 Campus, National University of Sciences and Technology (NUST)


Create a New Folder on Desktop and open ModelSim




Below window will appear




Create New Project




Give name and location to the new folder created




Click New File




Give name and chose as below







Double click on file




Below window will appear




Type code as below




Compile code




Click simulate




Chose test1




Add to wave




Below window will appear




Click Run - All




Keep clicking zoom out




Select radix as binary




Example result




Click End Simulation




Create new file




Give name and chose as below




Type code as below



Compile code




Click simulate




Muhammad Asif Hasan E:sasifhasan@hotmail.com


Chose test2




Add to wave




Click Run - All




Keep clicking zoom out




Example result




Click End Simulation




Create new file, Give name and chose as below




Type code as below




Compile code




Click simulate




Chose test3




Add to wave




Click Run - All




Keep clicking zoom out




Example result




Click End Simulation



Create new file




Give name and chose as below




Type code as below

```
_ 🗆 🗙
                                   edit - sch4.v
File Edit View Tools Window
• In #
                               C:/Users/Asif/Desktop/Lab 2/sch4.v
    1 //Code:
    2 module sch4(F,C,x,y);
    3 input x,y;
    4 output F.C;
    5 wire t1,t2,t3,t4; //For in between values achieved from gates
    6 not n1(t1,x);
    7 not n2(t2,y);
    8 and a1(t3,t1,y);
    9 and a2(t4,x,t2);
   10 or or1(F,t3,t4);
   11 and a3(C,x,y);
   12 endmodule
   13 //Stimulus:
   14 'timescale 1ns/1ps //1 time step = 1ns and resolution = 1ps
   15 module test4;
   16 reg x,y; //The inputs
   17 wire F,C; //The outputs
   18 sch4 s1(F,C,x,y); //A module named s1 having specs of sch4 created
   19 initial
   20 begin
   21 x=1'b0; y=1'b0; //Giving values of x=0 and y=0
   22 #10 x=1'b0; y=1'b1; //Giving values of x=0 and y=1
   23 #10 x=1'b1; y=1'b0; //Giving values of x=1 and y=0
   24 #10 x=1'b1; y=1'b1; //Giving values of x=1 and y=1
   25 #10;
   26 end
   27 endmodule
4 ▶ sch4.v
                                                          Ln: 27 Col: 9
```

Compile code




Click simulate




Muhammad Asif Hasan E:sasifhasan@hotmail.com


Chose test4




Add to wave




Click Run - All




Keep clicking zoom out



Example result





End of Lab..!

Get your handouts signed by instructor

Submit your lab handouts in next lab for assessment