

New Project

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Multiplexer

Project location:

D:/Documts/Pelka/Digital-electronics/Labs/03-vivado

☒ Create project subdirectory

Project will be created at: D:/Documts/Pelka/Digital-electronics/Labs/03-vivado/Multiplexer

?

< Back

Next >

Finish

Cancel

New Project

Project Type

Specify the type of project to create.

☒ .RTL Project

You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☐ Do not specify sources at this time

☐ Project is an extensible Vitis platform

☐ Post-synthesis Project

You will be able to add sources, view device resources, run design analysis, planning and implementation.

☐ Do not specify sources at this time

☐ I/O Planning Project

Do not specify design sources. You will be able to view part/package resources.

☐ Imported Project

Create a Vivado project from a Synplify, XST or ISE Project File.

☐ Example Project

Create a new Vivado project from a predefined template.

?

< Back

Next >

Finish

Cancel

New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

Use Add Files, Add Directories or Create File buttons below

Add Files

Add Directories

Create File

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Target language: VHDL

Simulator language: VHDL

?

< Back

Next >

Finish

Cancel

Create Source File

Create a new source file and add it to your project.

File type: VHDL

File name: MUX_2bit_4to1

File location: <Local to Project>

?

OK

Cancel

New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For	Location
	1	MUX_2bit_4to1.vhd	xil_defaultlib	Synthesis & Simulation	<Local to Project>

Add Files

Add Directories

Create File

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Target language:

VHDL

 Simulator language:

VHDL

?

< Back

Next >

Finish

Cancel

New Project

Add Constraints (optional)

Specify or create constraint files for physical and timing constraints.

Use Add Files or Create File buttons below

Add Files

Create File

☐ Copy constraints files into project


?

< Back

Next >

Finish

Cancel



Create Constraints File

×

Create a new constraints file and add it to your project

File type:

XDC

▼

File name:

tb_MUX_2bit_4to1

×

File location:


<Local to Project>

▼

?

OK

Cancel



New Project

×

Add Constraints (optional)
Specify or create constraint files for physical and timing constraints.

+

-

↑

↓

Constraint File	Location
tb_MUX_2bit_4to1.xdc	<Local to Project>

Add Files

Create File

☐ Copy constraints files into project

?

< Back

Next >

Finish

Cancel

New Project

Default Part

Choose a default Xilinx part or board for your project.

Parts | Boards

Reset All Filters

Vendor: All

Name: All

Board Rev: Latest

Install/Update Boards

Search: Q*

Display Name	Preview	Vendor	File Version	Part	I/O Pins
Nexys A7-100T		digilentinc.com	1.0	xc7a100tcsg324-1	324
Nexys A7-50T		digilentinc.com	1.0	xc7a50ticsg324-1L	324
Nexys4		digilentinc.com	1.1	xc7a100tcsg324-1	324
Nexys4 DDR		digilentinc.com	1.1	xc7a100tcsg324-1	324
Nexys Video		digilentinc.com	1.1	xc7a200tsbg484-1	484

<

>

?

< Back

Next >

Finish

Cancel

New Project

VIVADO

HLx Editions

XILINX

To create the project, click Finish

New Project Summary

A new RTL project named 'Multiplexer' will be created.

1 source file will be added.

1 constraints file will be added.

The default part and product family for the new project:
Default Board: Nexys A7-50T
Default Part: xc7a50ticsg324-1L
Product: Artix-7
Family: Artix-7
Package: csg324
Speed Grade: -1L


?

< Back

Next >

Finish

Cancel



Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name:

Architecture name:

I/O Port Definitions

+

-

↑


↓

Port Name	Direction	Bus	MSB	LSB
	in	<input type="checkbox"/>	0	0

?

OK

Cancel



? The module definition has not been changed.
Are you sure you want to use these values?

Yes

No

Multiplexer - [D:/Documts/Pelika/Digital-electronics/Labs/03-vivado/Multiplexer/Multiplexer.xpr] - Vivado 2020.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator PROJECT MANAGER - Multiplexer

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG

Sources

- Design Sources (1)
 - MUX_2bit_4to1 (Behavioral) (MUX_2bit_4to1.vhd)
- Constraints (1)
- Simulation Sources (1)
- Utility Sources

Hierarchy Libraries Compile Order

Project Summary MUX_2bit_4to1.vhd

D:/Documts/Pelika/Digital-electronics/Labs/03-vivado/Multiplexer/Multiplexer/srcs/sources_1/new/MUX_2bit_4to1.vhd

```

1: library IEEE;
2: use IEEE.STD_LOGIC_1164.ALL;
3:
4: entity mux_2bit_4to1 is
5:     Port (
6:         a_i : in std_logic_vector(2-1 downto 0);
7:         b_i : in std_logic_vector(2-1 downto 0);
8:         c_i : in std_logic_vector(2-1 downto 0);
9:         d_i : in std_logic_vector(2-1 downto 0);
10:        sel_i : in std_logic_vector(2-1 downto 0);
11:        f_o : out std_logic_vector(2-1 downto 0)
12:    );
13: end mux_2bit_4to1;
14:
15: architecture Behavioral of mux_2bit_4to1 is
16: begin
17:     f_o <= a_i when (sel_i = "00") else
18:         b_i when (sel_i = "01") else
19:         c_i when (sel_i = "10") else
20:         d_i when (sel_i = "11") else
21:         f_o;
22: end Behavioral;

```

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
> synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2020)
> impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2020)

21:16 Insert VHDL

Multiplexer - [D:/Documts/Pelika/Digital-electronics/Labs/03-vivado/Multiplexer/Multiplexer.xpr] - Vivado 2020.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator PROJECT MANAGER - Multiplexer

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG

Sources

- Design Sources (1)
 - tb_mux_2bit_4to1 (Behavioral) (tb_mux_2bit_4to1.vhd)
- Constraints (1)
- Simulation Sources (2)
 - sim_1 (2)
 - tb_mux_2bit_4to1 (Behavioral) (tb_mux_2bit_4to1.vhd)
- Utility Sources

Hierarchy Libraries Compile Order

Project Summary MUX_2bit_4to1.vhd tb_mux_2bit_4to1.vhd

D:/Documts/Pelika/Digital-electronics/Labs/03-vivado/Multiplexer/Multiplexer/srcs/sim_1/new/tb_mux_2bit_4to1.vhd

```

10: signal a_a : std_logic_vector(2-1 downto 0);
11: signal a_b : std_logic_vector(2-1 downto 0);
12: signal a_c : std_logic_vector(2-1 downto 0);
13: signal a_d : std_logic_vector(2-1 downto 0);
14: signal a_sel : std_logic_vector(2-1 downto 0);
15: signal a_f : std_logic_vector(2-1 downto 0);
16:
17:
18: begin
19:     uut_mux_2bit_4to1 : entity work.mux_2bit_4to1
20:     port map(
21:         a_i => a_a,
22:         b_i => a_b,
23:         c_i => a_c,
24:         d_i => a_d,
25:         sel_i => a_sel,
26:         f_o => a_f
27:     );
28: end;

```

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
> synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2020)
> impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2020)

18:5 Insert VHDL

