



Triple-Speed Ethernet Intel® FPGA IP User Guide

Updated for Quartus® Prime Design Suite: 24.3

IP Version: 22.4.0



2024.10.07



Contents

1. /	About This IP	6
	1.1. Release Information	6
	1.2. Device Family Support	
	1.3. Features	
	1.4. 10/100/1000 Ethernet MAC Versus Small MAC	
	1.5. High-Level Block Diagrams	
	1.6. Example Applications	
	1.7. IP Verification	
	1.7.1. Optical Platform	
	1.7.2. Copper Platform	
	1.8. Performance and Resource Utilization	
_		
2. (Getting Started with Altera IPs	
	2.1. Design Walkthrough	
	2.1.1. Creating a New Quartus Prime Project	
	2.1.2. Generating a Design Example or Simulation Model	
	2.1.3. Simulating the System	
	2.1.4. Compiling the Triple-Speed Ethernet Intel FPGA IP Design	
	2.1.5. Programming an FPGA Device	
	2.2. Generated Files	
	2.2.1. Design Constraint File No Longer Generated	24
3.	Parameter Settings	26
	3.1. Core Configuration	26
	3.2. Ethernet MAC Options	
	3.3. FIFO Options	
	3.4. Timestamp Options	
	3.5. PCS/Transceiver Options	
4	Functional Description	
4.	·	
	4.1. 10/100/1000 Ethernet MAC	
	4.1.1. MAC Architecture	
	4.1.2. MAC Interfaces	
	4.1.3. MAC Transmit Datapath	
	4.1.4. MAC Receive Datapath	
	4.1.5. MAC Transmit and Receive Latencies	
	4.1.6. FIFO Buffer Thresholds	
	4.1.7. Congestion and Flow Control	
	4.1.8. Magic Packets	
	4.1.9. MAC Local Loopback	
	4.1.10. MAC Error Correction Code (ECC)	
	4.1.11. MAC Reset	
	4.1.12. PHY Management (MDIO)	
	4.1.13. Connecting MAC to External PHYs	
	4.2. 1000BASE-X/SGMII PCS With Optional Embedded PMA	
	4.2.1. 1000BASE-X/SGMII PCS Architecture	
	4.2.2. Transmit Operation	62
	4.2.3. Receive Operation	62



6.1.5. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS Signals			
4.2.6. SGMII Converter			
4.2.8. Ten-bit Interface			
4.2.8, Ten-bit Interface			
4.2.10. PHY Power-Down			
4.2.10. PHY Power-Down. 4.2.11. 1000BASE-X/SGMII PCS Reset			
4.2.11. 1000BASE-X/SGMII PCS Reset			
4.3. Precision Time Protocol			
4.3.1. IEEE 1588v2 Supported Configurations			
4.3.2. IEEE 1588v2 Features			
4.3.3. IEEE 1588v2 Architecture			
4.3.4. IEEE 1588v2 Transmit Datapath			
4.3.5. IEEE 1588v2 Receive Datapath			
4.3.6. IEEE 1588v2 Frame Format		·	
4.4. Deterministic Latency. 80 5. Configuration Register Space. 83 5.1. MAC Configuration Register Space. 83 5.1.1. Base Configuration Registers (Dword Offset 0x00 – 0x17) 84 5.1.2. Statistics Counters (Dword Offset 0x18 – 0x38) 90 5.1.3. Transmit and Receive Command Registers (Dword Offset 0x3A – 0x3B) 93 5.1.4. Supplementary Address (Dword Offset 0xC0 – 0xC7) 93 5.1.5. IEEE 1588v2 Feature (Dword Offset 0xD0 – 0xD6) 94 5.1.5. IEEE 1588v2 Feature (Dword Offset 0xE1 – 0xE3) 95 5.1.7. IEEE 1588v2 Feature PMA Delay 95 5.2. PCS Configuration Register (Word Offset 0x00) 98 5.2.1. Control Register (Word Offset 0x00) 98 5.2.2. Status Register (Word Offset 0x01) 99 5.2.3. Dev_Ability and Partner_Ability Registers (Word Offset 0x04 – 0x05) 100 5.2.4. An_Expansion Register (Word Offset 0x14) 102 5.3. Register Initialization 103 5.3.1. Triple-Speed Ethernet System with MII/GMII or RGMII 103 5.3.2. Triple-Speed Ethernet System with SGMII 103 5.3.3. Triple-Speed Ethernet MAC With 1000BASE-X/SGMII PCS Signals 110 6.1. Interface Signals 109			
5. Configuration Register Space			
5.1. MAC Configuration Register Space	4.4. Determ	inistic Latency	80
5.1. MAC Configuration Register Space	5. Configuration	Register Space	.83
5.1.1. Base Configuration Registers (Dword Offset 0x00 – 0x17)			
5.1.2. Statistics Counters (Dword Offset 0x18 – 0x38)			
5.1.3. Transmit and Receive Command Registers (Dword Offset 0x3A – 0x3B)			
5.1.4. Supplementary Address (Dword Offset 0xC0 – 0xC7)			
5.1.5. IEEE 1588v2 Feature (Dword Offset 0xD0 – 0xD6)			
5.1.6. Deterministic Latency (Dword Offset 0xE1- 0xE3)			
5.1.7. IEEE 1588v2 Feature PMA Delay			
5.2. PCS Configuration Register Space			
5.2.1. Control Register (Word Offset 0x00)		·	
5.2.2. Status Register (Word Offset 0x01)			
5.2.3. Dev_Ability and Partner_Ability Registers (Word Offset 0x04 – 0x05)			
5.2.4. An_Expansion Register (Word Offset 0x06)			
5.2.5. If_Mode Register (Word Offset 0x14)			
5.3. Register Initialization			
5.3.1. Triple-Speed Ethernet System with MII/GMII or RGMII			
5.3.2. Triple-Speed Ethernet System with SGMII			
5.3.3. Triple-Speed Ethernet System with 1000BASE-X Interface			
6.1 Interface Signals			
6.1. Interface Signals			
6.1.1. 10/100/1000 Ethernet MAC Signals	_	1.2.7. Auto-Negotiation	
6.1.2. 10/100/1000 Multiport Ethernet MAC Signals			
6.1.3. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS Signals			
6.1.4. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (E-Tile)			
Embedded PMA Signals (E-Tile)		, ,	121
6.1.5. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS Signals	6.1.4.		
X/SGMII 2XTBI PCS Signals	6.4.5		124
6.1.6. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2 and 1000BASE-X/SGMII 2XTBI PCS Signals	6.1.5.		127
1588v2 and 1000BASE-X/SGMII 2XTBI PCS Signals	616		12/
6.1.7. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2, 1000BASE-X/SGMII 2XTBI PCS, SGMII Bridge, and Deterministic Latency Signals	6.1.6.		120
1588v2, 1000BASE-X/SGMII 2XTBI PCS, SGMII Bridge, and Deterministic Latency Signals131	617		123
Latency Signals131	0.1./.		
			131
0.1.8. 10/100/1000 Multiport Ethernet MAC with 1000bASE-X/SGMII PCS Signals134	6.1.8.		





	6.1.9. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS Signals	126
	6.1.10. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded	130
	PMA Signals	138
	6.1.11. 10/100/1000 Multiport Ethernet MAC with 1000BASE-X/SGMII PCS and	
	Embedded PMA Signals	142
	6.1.12. 1000BASE-X/SGMII PCS Signals	147
	6.1.13. 1000BASE-X/SGMII 2XTBI PCS Signals	151
	6.1.14. 1000BASE-X/SGMII PCS and PMA Signals	
	6.2. Timing	
	6.2.1. Avalon Streaming Receive Interface	
	6.2.2. Avalon Streaming Transmit Interface	
	6.2.3. GMII Transmit	
	6.2.4. GMII Receive	
	6.2.5. RGMII Transmit	
	6.2.6. RGMII Receive	
	6.2.7. MII Transmit	
	6.2.9. IEEE 1588v2 Timestamp	
	•	
7. De	esign Considerations	. 164
	7.1. Optimizing Clock Resources in Multiport MAC with PCS and Embedded PMA	164
	7.1.1. MAC and PCS With GX Transceivers	. 165
	7.1.2. MAC and PCS With LVDS Soft-CDR I/O	
	7.2. Sharing PLLs in Devices with LVDS Soft-CDR I/O	
	7.3. Sharing PLLs in Devices with GIGE PHY	
	7.4. Sharing Transceiver Quads	
	7.5. Migrating From Old to New User Interface For Existing Designs	
	7.5.1. Exposed Ports in the New User Interface	
	7.6. Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA	173
8. Ti	ming Constraints	. 176
	8.1. Creating Clock Constraints	176
	8.2. Recommended Clock Frequency	
0 T-	estbench	100
9. 16		
	9.1. Triple-Speed Ethernet Testbench Architecture	
	9.2. Testbench Components	
	9.3. Testbench Verification	
	9.5. Test Flow	
	9.6. Simulation Model	
	9.6.1. Generate the Simulation Model	
	9.6.2. Simulate the IP	
	9.6.3. Simulation Model Files	
10. S	Software Programming Interface	
	10.1. Driver Architecture	
	10.2. Directory Structure	
	10.3. PHY Definition	
	10.4. Using Multiple SG-DMA Descriptors	
	10.5. Using Jumbo Frames	189



10.6. API Functions	190
10.6.1. alt_tse_mac_get_common_speed()	
10.6.2. alt_tse_mac_set_common_speed()	
10.6.3. alt_tse_phy_add_profile()	
10.6.4. alt_tse_system_add_sys()	
10.6.5. triple_speed_ethernet_init()	
10.6.6. tse_mac_close()	
10.6.7. tse_mac_raw_send()	
10.6.8. tse_mac_setGMII mode()	
10.6.9. tse_mac_setMIImode()	
$=$ $=$ \cdots	
10.6.10. tse_mac_SwReset()	
10.7. Constants	194
11. Triple-Speed Ethernet Intel FPGA IP User Guide Archives	199
12. Document Revision History for the Triple-Speed Ethernet Intel FP	GA IP User Guide.200
A. Ethernet Frame Format	213
A.1. Basic Frame Format	213
A.2. VLAN and Stacked VLAN Frame Format	
A.3. Pause Frame Format	
A.3.1. Pause Frame Generation	
B. Simulation Parameters	217
B. Simulation Parameters B.1. Functionality Configuration Parameters	







1. About This IP

The Triple-Speed Ethernet Intel® FPGA IP is a configurable intellectual property (IP) core that complies with the IEEE 802.3 standard.

It incorporates a 10/100/1000 Mbps Ethernet media access controller (MAC) and an optional 1000BASE-X/SGMII physical coding sublayer (PCS) with an embedded physical medium attachment (PMA) built with either on-chip transceiver I/Os or LVDS I/Os. When offered in MAC-only mode, the IP connects with an external PHY chip using Media Independent Interface (MII), Gigabit Media Independent Interface (GMII), or Reduced Gigabit Media Independent Interface (RGMII). The IP was tested and successfully validated by the University of New Hampshire InterOperability Lab.

Related Information

- Triple-Speed Ethernet Intel FPGA IP User Guide Archives on page 199
 Provides a list of user guides for previous versions of the Triple-Speed Ethernet Intel FPGA IP.
- F-Tile Triple-Speed Ethernet Intel FPGA IP User Guide
 Provides information about the Triple-Speed Ethernet Intel FPGA IP for the Agilex™ 7 F-Tile devices.

1.1. Release Information

Intel FPGA IP versions match the Quartus $^{\$}$ Prime Design Suite software versions until v19.1. Starting in Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Table 1. Triple-Speed Ethernet Intel FPGA IP Release Information

Item	Description
IP Version	22.4.0
Quartus Prime Version	24.3
Release Date	2024.10.07
	continued

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



Item	Description
Ordering Code	Triple-Speed Ethernet: IP-TRIETHERNET IEEE 1588v2 for Triple-Speed Ethernet: IP-TRIETHERNETF
Product ID(s)	Triple-Speed Ethernet: 00BD IEEE 1588v2 for Triple-Speed Ethernet: 0104
Vendor ID(s)	6AF7

Altera verifies that the current version of the Quartus Prime software compiles the previous version of each IP. The *Triple-Speed Ethernet Intel FPGA IP Release Notes* report any exceptions to this verification. Altera does not verify compilation with IP versions older than one release.

Related Information

- Triple-Speed Ethernet Intel FPGA IP Release Notes
- Triple-Speed Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
- AN 744: Scalable Triple-Speed Ethernet Reference Design for Arria® 10 Devices
- AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design

1.2. Device Family Support

The IP provides the following support for Altera device families.

Table 2. Altera IP Device Support Levels

Device Support Level	Definition
Advance	The IP is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (datapath width, burst depth, I/O standards tradeoffs).
Preliminary	The IP is verified with preliminary timing models for this device family. The IP meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
Final	The IP is verified with final timing models for this device family. The IP meets all functional and timing requirements for the device family and can be used in production designs.

Table 3. Device Family Support for Triple-Speed Ethernet MAC

Device Family	Support	Minimum Speed Grade with 1588 Feature
Agilex [™] 7 (E-Tile)	Final	Not supported
Stratix [®] 10 (E-Tile)	Final	-13
Stratix 10 (L-Tile and H-Tile)	Final	-13
Stratix V	Final	-13
Stratix IV	Final	Not supported
	·	continued



Device Family	Support	Minimum Speed Grade with 1588 Feature
Arria® 10	Final	-13
Arria V	Final	-I5
Arria II	Final	Not supported
Cyclone [®] 10 GX	Final	-15
Cyclone 10 LP	Final	Not supported
Cyclone V	Final	-I7
Cyclone IV	Final	Not supported
MAX® 10	Final	-17

1.3. Features

- Complete triple-speed Ethernet IP: 10/100/1000 Mbps Ethernet MAC, 1000BASE-X/SGMII PCS, and embedded PMA.
- Successful validation from the University of New Hampshire InterOperability Lab.
- 10/100/1000 Mbps Ethernet MAC features:
 - Multiple variations: 10/100/1000 Mbps Ethernet MAC in full duplex, 10/100 Mbps Ethernet MAC in half duplex, 10/100 Mbps or 1000 Mbps small MAC (resource-efficient variant), and multiport MAC that supports up to 24 ports
 - Support for basic, virtual LAN (VLAN), stacked VLAN, and jumbo Ethernet frames. Also supports control frames including pause frames
 - Optional internal FIFO buffers, depth from 64 bytes to 256 Kbytes
 - Optional statistics counters
- MAC interfaces:
 - Client side—8 bit or 32 bit Avalon® streaming interface
 - Network side—MII, GMII, or RGMII on the network side. Optional loopback on these interfaces.
 - Optional management data input/output (MDIO) master interface for PHY device management.
- 1000BASE-X/SGMII PCS features:
 - Compliance with Clause 36 of the IEEE standard 802.3.
 - Optional embedded PMA implemented with serial transceiver or LVDS I/O and soft clock data recovery (CDR) in Altera devices that support this interface at 1.25 Gbps data rate.
 - Support for auto-negotiation as defined in Clause 37.
 - Support for connection to 1000BASE-X PHYs. Support for 10BASE-T, 100BASE-T, and 1000BASE-T PHYs if the PHYs support SGMII.





- PCS interfaces:
 - Client side—MII or GMII
 - Network side—ten-bit interface (TBI) for PCS without PMA; 1.25 Gbps serial interface for PCS with PMA implemented with serial transceiver or LVDS I/O and soft CDR in Altera devices that support this interface at 1.25 Gbps data rate; converted ten-bit interface (TBI) signals compatible with parallel signal bus of Altera LVDS I/O for Stratix 10 devices.
- Programmable features via 32 bit configuration registers:
 - FIFO buffer thresholds.
 - Pause quanta for flow control.
 - Source and destination MAC addresses.
 - Address filtering on receive, up to 5 unicast and 64 multicast MAC addresses.
 - Promiscuous mode—receive frame filtering is disabled in this mode.
 - Frame length—in MAC only variation, up to 64 Kbytes including jumbo frames.
 In all variants containing 1000BASE-X/SGMII PCS (with or without MAC), the frame length is up to 10 Kbytes.
 - Optional auto-negotiation for the 1000BASE-X/SGMII PCS.
- Error correction code protection feature for internal memory blocks.
- Optional IEEE 1588v2 feature for 10/100/1000 Mbps Ethernet MAC with SGMII PCS and embedded serial PMA variation operating without internal FIFO buffer in full-duplex mode, 10/100/1000 Mbps MAC with SGMII PCS and embedded LVDS I/O, variation operating without internal FIFO buffer in full-duplex mode, or MAC only variation operating without internal FIFO buffer in full-duplex mode. This feature is supported in Stratix 10, Arria V, Arria 10, Cyclone 10 GX, Cyclone V, MAX 10, and Stratix V device families. This feature is also supported in the Stratix 10 E-Tile transceiver variant (10/100/1000 Mbps Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS variation operating without internal FIFO buffer in full-duplex mode).
- Optional deterministic latency feature for 10/100/1000 Mbps Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and IEEE 1588v2 feature enabled variation operating without internal FIFO buffer in full-duplex mode. This feature is only supported in the Stratix 10 E-Tile devices.

1.4. 10/100/1000 Ethernet MAC Versus Small MAC

Table 4. Feature Comparison between 10/100/1000 Ethernet MAC and Small MAC

Feature 10/100/1000 Ethernet MAC		Small MAC	
Speed	Triple speed (10/100/1000 Mbps)	10/100 Mbps or 1000 Mbps	
External interfaces	MII/GMII or RGMII	MII only for 10/100 Mbps small MAC, GMII or RGMII for 1000 Mbps small MAC	
Control interface registers	Fully programmable	Limited programmable options. The following options are fixed: • Maximum frame length is fixed to 1518. Jumbo frames are not supported. • FIFO buffer thresholds are set to fixed values. • Store and forward option is not available.	
		continued	



Feature	10/100/1000 Ethernet MAC	Small MAC
		 Interpacket gap (IPG) is set to 12. Flow control is not supported; pause quanta is not in use. Checking of payload length is disabled. Supplementary MAC addresses are disabled. Padding removal is disabled. Sleep mode and magic packet detection is not supported.
Synthesis options	Fully configurable	Limited configurable options. The following options are NOT available: Flow control VLAN Statistics counters Multicast hash table Loopback TBI and 1.25 Gbps serial interface 8-bit wide FIFO buffers

1.5. High-Level Block Diagrams

High-level block diagrams of different variations of the Triple-Speed Ethernet Intel FPGA IP.

Figure 1. 10/100/1000 Mbps Ethernet MAC




Figure 2. Multiport MAC






Figure 3. 10/100/1000 Mbps Ethernet MAC and 1000BASE-X/SGMII PCS with Optional PMA




Figure 4. 10/100/1000 Mbps Ethernet MAC and 1000BASE-X/SGMII 2XTBI PCS with PMA




Figure 5. 10/100/1000 Mbps Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS




Figure 6. 1000BASE-X/SGMII PCS with Optional PMA




Figure 7. 10/100/1000 Mbps Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS







Figure 8. 1000BASE-X/SGMII 2XTBI PCS




1.6. Example Applications

This section shows example applications of different variations of the Triple-Speed Ethernet Intel FPGA IP.

The 10/100/1000 Gbps Ethernet MAC only variation can serve as a bridge between your application and standard fast or gigabit Ethernet PHY devices.

Figure 9. Standalone 10/100/1000 Mbps Ethernet MAC

Example application using this variation for a copper network.



When configured to include the 1000BASE-X/SGMII PCS function, the IP can seamlessly connect to any industry standard gigabit Ethernet PHY device via a TBI. Alternatively, when the 1000BASE-X/SGMII PCS function is configured to include an embedded PMA, the IP can connect directly to a gigabit interface converter (GBIC), small form-factor pluggable (SFP) module, or an SGMII PHY.



Figure 10. 10/100/1000 Mbps Ethernet MAC and 1000BASE-X PCS with Embedded PMA

Example application using the Triple-Speed Ethernet Intel FPGA IP with 1000BASE-X and PMA. The PMA block connects to an off-the-shelf GBIC or SFP module to communicate directly over the optical link.





Figure 11. 10/100/1000 Mbps Ethernet MAC and SGMII PCS with Embedded PMA—GMII/MII to 1.25-Gbps Serial Bridge Mode

Example application using the Triple-Speed Ethernet Intel FPGA IP with 1000BASE-X and PMA, in which the PCS function is configured to operate in SGMII mode and acts as a GMII-to-SGMII bridge. In this case, the transceiver I/O connects to an off-the-shelf Ethernet PHY that supports SGMII (10BASE-T, 100BASE-T, or 1000BASE-T Ethernet PHY).



1.7. IP Verification

For each release, Altera verifies the Triple-Speed Ethernet Intel FPGA IP through extensive simulation and internal hardware verification in various Altera device families. The University of New Hampshire InterOperability Lab also successfully verified the IP prior to its release.

Altera used a highly parameterizeable transaction-based testbench to test the following aspects of the IP:

- · Register access
- MDIO access
- · Frame transmission and error handling
- Frame reception and error handling





- Ethernet frame MAC address filtering
- Flow control
- Retransmission in half-duplex

Altera has also validated the Triple-Speed Ethernet Intel FPGA IP in both optical and copper platforms using the following development kits:

- Nios[®] II Development Kit, Cyclone II Edition (2C35)
- Arria 10 FPGA Development Kit
- Cyclone 10 LP FPGA Development Kit
- Stratix III FPGA Development Kit
- Stratix IV FPGA Development Kit
- Stratix V FPGA Development Kit
- Stratix 10 FPGA Development Kit
- Quad 10/100/1000 Marvell PHY
- MorethanIP 10/100 and 10/100/1000 Ethernet PHY Daughtercards

1.7.1. Optical Platform

In the optical platform, the 10/100/1000 Mbps Ethernet MAC, 1000BASE-X/SGMII PCS, and PMA functions are instantiated.

The FPGA application implements the Ethernet MAC, the 1000BASE-X PCS, and an internal system using Ethernet connectivity. This internal system retrieves all frames received by the MAC function and returns them to the sender by manipulating the MAC address fields, thus implementing a loopback. A direct connection to an optical module is provided through an external SFP optical module. Certified 1.25 GBaud optical SFP transceivers are Finisar* 1000BASE-SX FTLF8519P2BNL, Finisar 1000BASE-LX FTRJ-1319-3, and Avago Technologies* AFBR-5710Z.

1.7.2. Copper Platform

In the copper platform, Altera tested the Triple-Speed Ethernet Intel FPGA IP with an external 1000BASE-T PHY devices. The IP is connected to the external PHY device using MII, GMII, RGMII, and SGMII, in conjunction with the 1000BASE-X/SGMII PCS and PMA functions.

A 10/100/1000 Mbps Ethernet MAC and an internal system are implemented in the FPGA. The internal system retrieves all frames received by the MAC function and returns them to the sender by manipulating the MAC address fields, thus implementing a loopback. A direct connection to an Ethernet link is provided through a combined MII to an external PHY module. Certified 1.25 GBaud copper SFP transceivers are Finisar* FCMJ-8521-3, Methode* DM7041, and Avago Technologies* ABCU-5700RZ.

1.8. Performance and Resource Utilization

The estimated resource utilization and performance of the Triple-Speed Ethernet Intel FPGA IP are obtained by compiling the Triple-Speed Ethernet Intel FPGA IP using the Quartus Prime software targeting a given device. The f_{MAX} of all configurations is more than 125 MHz.





Table 5. Resource Utilization for Triple-Speed Ethernet for Agilex 7 Devices

The following estimates are obtained by targeting the Agilex 7 (AGFB014R24A3E3VR0) device.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M20K)
10/100/1000	MII/GMII.	2048x32	4051	5634	21
Mbps Ethernet MAC	All MAC options enabled. Full- and half-duplex.	2048x8	3865	5442	16
10/100 Mbps Small MAC	MII. Full- and half-duplex only.	2048x32	1445	2120	11
1000 Mbps Small MAC	GMII. Full-duplex only.	2048x32	1178	1937	10
1000BASE-X/	SGMII bridge enabled.	N/A	898	1448	0
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (LVDS_IO).	N/A	967	1638	1
1000BASE-X/	SGMII bridge enabled.	N/A	1329	2003	2
SGMII 2XTBI PCS only	1000BASE-X.	N/A	1267	1917	2
10/100/1000 Mb Ethernet MAC with 1000BASEX/ SGMII 2XTBI PCS	All MAC options enabled. SGMII bridge enabled. PMA block (GXB).	2048x32	5415	7882	22

Table 6. Resource Utilization for Triple-Speed Ethernet in Stratix 10 Devices

The following estimates are obtained by targeting the Stratix 10 device as indicated below.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M20K)
Stratix 10 (1SG2	80HN3F43E3VG) Device with Speed (Grade -3			
10/100/1000	MII/GMII.	2048x32	4055	5398	21
Mbps Ethernet MAC	All MAC options enabled. Full- and half-duplex.	2048x8	3831	5139	16
10/100 Mbps Small MAC	MII. Full- and half-duplex only.	2048x32	1460	2078	11
1000 Mbps Small MAC	GMII. Full-duplex only.	2048x32	1158	1838	10
1000BASE-X/ SGMII PCS	SGMII bridge enabled.	N/A	901	1333	0
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (LVDS_IO).	N/A	945	1500	0
Stratix 10 (1ST2	BOEY3F55E3VG) Device with Speed G	irade -3			
1000BASE-X/ SGMII 2XTBI PCS	SGMII bridge enabled.	N/A	1306	1609	2
only	1000BASE-X	N/A	1246	1543	2
10/100/1000 Mb Ethernet MAC with 1000BASE- X/SGMII 2XTBI PCS	All MAC options enabled. SGMII bridge enabled. PMA block (GXB).	2048x32	5292	7244	22



Table 7. Resource Utilization for Triple-Speed Ethernet for Arria 10 Devices

The following estimates are obtained by targeting the Arria 10 GX (10AX115R4F40I3SG) device with speed grade -3.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M20K)
10/100/1000	MII/GMII.	2048x32	3817	5316	22
Mbps Ethernet MAC	All MAC options enabled. Full- and half-duplex.	2048x8	3646	5142	17
10/100 Mbps Small MAC	MII. Full- and half-duplex.	2048x32	1354	1986	12
1000 Mbps Small MAC	GMII. Full-duplex only.	2048x32	1079	1769	10
1000BASE-X/	SGMII bridge enabled.	N/A	841	1162	2
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	662	995	2
	1000BASE-X.	N/A	641	800	0

Table 8. Resource Utilization for Triple-Speed Ethernet for Cyclone 10 GX Devices

The following estimates are obtained by targeting the Cyclone 10 GX (10CX220YU484I6G) device with speed grade -6.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M20K)
10/100/1000	MII/GMII.	2048x32	3819	5346	22
Mbps Ethernet MAC	All MAC options enabled. Full- and half-duplex.	2048x8	3646	5185	17
10/100 Mbps Small MAC	MII. Full- and half-duplex.	2048x32	1358	1992	12
1000 Mbps Small MAC	GMII. Full-duplex only.	2048x32	1083	1761	10
1000BASE-X/	SGMII bridge enabled.	N/A	841	1175	2
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	662	992	2
	1000BASE-X. SGMII bridge enabled. PMA block (LVDS_IO).	N/A	877	1285	2

Table 9. Resource Utilization for Triple-Speed Ethernet for Cyclone 10 LP Devices

The following estimates are obtained by targeting the Cyclone 10 LP (10CL120YF780I7G) device.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M9K)
10/100/1000 MII/GMII. Mbps Ethernet MAC All MAC options enabled. Full- and half-duplex.	2048x8	6724	4840	17	
	·	N/A	5863	4204	8
1000BASE-X/ SGMII PCS	1000BASE-X.	N/A	1628	1133	2
		1			continued





IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M9K)
	SGMII bridge enabled.				
10/100 Mbps Small MAC	MII. Full and half-duplex only.	N/A	2416	1933	24
1000 Mbps Small MAC	GMII. Full-duplex only.	N/A	1998	1645	24

Table 10. Resource Utilization for Triple-Speed Ethernet for MAX 10 Devices

The following estimates are obtained by targeting the MAX 10 (10M08DAF484C8G) device with speed grade -8.

IP Variation	Settings	FIFO Buffer Size (Bits)	Logic Elements	Logic Registers	Memory (M9K)
10/100/1000 Mbps Ethernet MAC	MII/GMII.	2048x32	6806	4943	30
	Full- and half-duplex.	2048x8	6593	4767	17
10/100 Mbps Small MAC	MII. Full- and half-duplex.	2048x32	2650	2117	24
1000 Mbps Small MAC	RGMII Full-duplex only.	2048x32	2286	1862	24

Table 11. Resource Utilization for Triple-Speed Ethernet for Stratix V Devices

The following estimates are obtained by targeting the Stratix V GX (5SGXMA7N3F45C3) device with speed grade -3.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M20K Blocks/ MLAB Bits)
10/100 Mbps Small MAC	MII. Full- and half-duplex.	2048x32	1261	2018	11/0
	MII. All MAC options enabled.	2048x32	1261	2018	11/0
1000 Mbps Small MAC	GMII. All MAC options enabled.	2048x32	1227	1959	10/128
	RGMII. All MAC options enabled.	2048x32	1237	1984	10/128
10/100/1000	MII/GMII.	N/A	3137	4298	5/2048
Mbps Ethernet MAC	Full- and half-duplex.	2048x8	3627	4971	10/2048
		2048x32	3777	5145	16/2048
	MII/GMII. All MAC options enabled.	2048x32	3454	4928	16/768
	RGMII. All MAC options enabled.	2048x32	3466	4933	16/768
1000BASE-X/	1000BASE-X.	N/A	614	786	0/0
SGMII PCS	1000BASE-X. SGMII bridge enabled.	N/A	839	1160	0/480
					continued



IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M20K Blocks/ MLAB Bits)
	1000BASE-X. SGMII bridge enabled. PMA block (LVDS_IO).	N/A	857	1250	0/480
	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	2203	1991	5/2208
	1000BASE-X. SGMII bridge enabled. PMA block (GXB). The reconfig controller is compiled with this variation.	N/A	1441	903	4/2048
10/100/1000 Mbps Ethernet MAC and 1000BASE-X/ SGMII PCS	All MAC options enabled. SGMII bridge enabled.	2048×32	4306	6132	16/1248
	Default MAC options. SGMII bridge enabled. IEEE 1588v2 feature enabled.	0	5062	5318	4/1536

Table 12. Resource Utilization for Triple-Speed Ethernet for Cyclone V Devices

The following estimates are obtained by targeting the Cyclone V GX (5CGXFC7C7F23C8) device with speed grade -8.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M10K)
10/100/1000 Mbps Ethornot	MII/GMII.	2048x32	1425	2299	21
Mbps Ethernet MAC	Full- and half-duplex.	2048x8	1387	2200	9
10/100 Mbps Small MAC	MII. Full- and half-duplex.	2048x32	1338	2037	21
1000 Mbps Small MAC	RGMII. Full-duplex only.	2048x32	1120	1829	20
1000BASE-X/	1000BASE-X.	N/A	633	846	0
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	783	1142	2
	1000BASE-X. SGMII bridge enabled.	N/A	850	1248	2



⁽¹⁾ This variant is targeting devices with -6 speed grade.



Table 13. Resource Utilization for Triple-Speed Ethernet for Stratix IV Devices

The following estimates are obtained by targeting the Stratix IV GX (EP4SGX530NF45C4) device with speed grade -4.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M9K Blocks/ M144K Blocks/MLAB Bits)
10/100 Mbps Small MAC	MII. Full- and half-duplex.	2048x32	1410	2127	12/1/1408
	MII. All MAC options enabled.	2048x32	1157	1894	12/1/128
1000 Mbps Small MAC	GMII. All MAC options enabled.	2048x32	1160	1827	12/1/176
	RGMII. All MAC options enabled.	2048x32	1170	1861	12/1/176
10/100/1000-	MII/GMII.	N/A	2721	3395	0/0/3364
Mbps Ethernet MAC	Full- and half-duplex.	2048x8	3201	3977	8/0/3620
		2048x32	3345	4425	12/1/3364
	MII/GMII. All MAC options enabled.	2048x32	3125	3994	12/1/2084
	RGMII. All MAC options enabled.	2048x32	3133	4021	12/1/2084
1000BASE-X/	1000BASE-X.	N/A	624	661	0/0/0
SGMII PCS	1000BASE-X. SGMII bridge enabled.	N/A	808	986	2/0/0
	1000BASE-X. SGMII bridge enabled. PMA block (LVDS_IO).	N/A	819	1057	2/0/0
	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	1189	1212	1/0/160
10/100/1000- Mbps Ethernet MAC and 1000BASE-X/ SGMII PCS	All MAC options enabled. SGMII bridge enabled.	2048×32	3971	4950	14/1/2084



Table 14. **Resource Utilization for Triple-Speed Ethernet for Cyclone IV GX Devices**

The following estimates are obtained by targeting the Cyclone IV GX (EP4CGX150DF27C7) device with speed grade -7.

IP Variation	Settings	FIFO Buffer Size (Bits)	Logic Elements	Logic Registers	Memory (M9K Blocks/ M144K Blocks/ MLAB Bits)
1000 Mbps Small MAC	RGMII Full-duplex only.	2048x32	2161	1699	24/0/0
10/100/1000 Mbps Ethernet MAC	MII/GMII Full- and half-duplex.	2048x32	5614	3666	31/0/0
1000BASE-X/	1000BASE-X.	N/A	1149	661	0/0/0
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	2001	1127	2/0/0

Table 15. **Resource Utilization for Triple-Speed Ethernet for Arria II GX Devices**

The following estimates are obtained by targeting the Arria II GX (EP2AGX260EF29I3) device with speed grade -3.

IP Variation	Settings	FIFO Buffer Size (Bits)	Combination al ALUTs	Logic Registers	Memory (M9K Blocks/ M144K Blocks/MLAB Bits)
10/100/1000 Mbps Ethernet MAC	RGMII. All MAC options enabled. Full- and half-duplex.	2048x32	3357	3947	26/0/1828
1000BASE-X/	1000BASE-X.	N/A	624	661	0/0/0
SGMII PCS	1000BASE-X. SGMII bridge enabled. PMA block (GXB).	N/A	1191	1214	1/0/160





2. Getting Started with Altera IPs

Altera and strategic IP partners offer a broad portfolio of off-the-shelf, configurable IPs optimized for Altera devices. The Quartus Prime software installation includes the Altera IP library.

For more information on how to install and use Altera IPs, refer to the *Introduction to Intel FPGA IP Cores*.

Related Information

Introduction to Intel FPGA IP Cores

2.1. Design Walkthrough

This walkthrough explains how to create a Triple-Speed Ethernet Intel FPGA IP design using Platform Designer in the Quartus Prime software. After you generate a custom variation of the Triple-Speed Ethernet Intel FPGA IP, you can incorporate it into your overall project.

This walkthrough includes the following steps:

- 1. Creating a New Quartus Prime Project
- 2. Generating a Design Example or Simulation Model
- 3. Simulating the System
- 4. Compiling the Triple-Speed Ethernet Intel FPGA IP Design
- 5. Programming an FPGA Device

2.1.1. Creating a New Quartus Prime Project

You need to create a new Quartus Prime project with the **New Project Wizard**, which specifies the working directory for the project, assigns the project name, and designates the name of the top-level design entity.

To create a new project, follow these steps:

- 1. Launch the Quartus Prime software on your PC. Alternatively, you can use the Quartus Prime Lite Edition software.
- 2. On the File menu, click New Project Wizard.
- 3. In the **New Project Wizard: Directory, Name, Top-Level Entity** page, specify the working directory, project name, and top-level design entity name. Click **Next**.
- In the New Project Wizard: Add Files page, select the existing design files (if any) you want to include in the project. Click Next.

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



Note: To include existing files, you must specify the directory path to where you installed the IP. You must also add the user libraries if you installed the IP Library in a different directory from where you installed the Quartus Prime software.

- 5. In the **New Project Wizard: Family & Device Settings** page, select the device family and specific device you want to target for compilation. Click **Next**.
- 6. In the **EDA Tool Settings** page, select the EDA tools you want to use with the Quartus Prime software to develop your project.
- 7. The last page in the **New Project Wizard** window shows the summary of your chosen settings. Click **Finish** to complete the Quartus Prime project creation.

2.1.2. Generating a Design Example or Simulation Model

After you have parameterized the IP, you can also generate a design example, in addition to generating the IP component files.

Note: Generating a design example can increase processing time.

In the IP parameter editor, click **Example Design: "testbench"** to create a functional simulation model (design example that includes a testbench). The testbench and the automated script are located in the <*variation name*>_testbench directory.

Note: Generate Example Design: "testbench" option only generates the design for functional simulation.

You can now integrate your custom IP instance in your design, simulate, and compile. While integrating your IP instance into your design, you must make appropriate pin assignments. You can create a virtual pin to avoid making specific pin assignments for top-level signals while you are simulating and not ready to map the design to hardware.

In the IP parameter editor, click **Example Design: "example_design"** to create the design example for the hardware test and simulation model for specific IP configurations on Stratix 10 E-Tile devices. Refer to the *Triple-Speed Ethernet Stratix* 10 FPGA IP Design Example User Guide for more details.

Related Information

- Triple-Speed Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
- Quartus Prime Pro Edition Help
 More information about the Quartus Prime software.

2.1.3. Simulating the System

During system generation, Platform Designer generates a functional simulation model —or design example that includes a testbench—which you can use to simulate your system in any Altera-supported simulation tool.

Related Information

- Quartus Prime Pro Edition Software and Device Support Release Notes More information about the latest Altera-supported simulation tools.
- Quartus Prime Standard Edition Software and Device Support Release Notes
 More information about the latest Altera-supported simulation tools.





- Quartus Prime Pro Edition User Guide: Third-party Simulation
 More information in the Quartus Prime Pro Edition User Guide: Third-party
 Simulation about simulating Intel FPGA IP cores.
- Quartus Prime Standard Edition User Guide: Third-party Simulation
 More information in the Quartus Prime Standard Edition User Guide: Third-party Simulation about simulating Intel FPGA IPs.
- Creating a System with Platform Designer
 More information in the Quartus Prime Pro Edition User Guide: Platform Designer about simulating Platform Designer systems.
- Creating a System with Platform Designer (Standard)
 More information in the Quartus Prime Standard Edition User Guide: Platform Designer about simulating Platform Designer (Standard) systems.

2.1.4. Compiling the Triple-Speed Ethernet Intel FPGA IP Design

Refer to Design Considerations before compiling the Triple-Speed Ethernet Intel FPGA IP design.

To compile your design, click **Start Compilation** on the Processing menu in the Quartus Prime software. You can use the generated **.qip** file to include relevant files into your project.

Related Information

Quartus Prime Pro Edition Help

More information about the Quartus Prime software.

2.1.5. Programming an FPGA Device

After successfully compiling your design, program the targeted Altera device with the Quartus Prime Programmer and verify the design in hardware. For instructions on programming the FPGA device, refer to the respective *Quartus Prime Pro Edition User Guide: Programmer* and *Quartus Prime Standard Edition User Guide: Programmer*.

Related Information

- Quartus Prime Pro Edition User Guide: Programmer
- Quartus Prime Standard Edition User Guide: Programmer

2.2. Generated Files

The type of files generated in your project directory and their names may vary depending on the custom variation of the IP you created.

Table 16. Generated Files

File Name	Description
<variation_name>.v or <variation_name>.vhd</variation_name></variation_name>	An IP variation file, which defines a VHDL or Verilog HDL top-level description of the custom IP. Instantiate the entity defined by this file inside your design. Include this file when compiling your design in the Quartus Prime software.
<variation_name>.bsf</variation_name>	Quartus Prime symbol file for the IP variation. You can use this file in the Quartus Prime block diagram editor.
	continued



File Name	Description
<pre><variation_name>.qip and <variation_name>.sip</variation_name></variation_name></pre>	Contains Quartus Prime project information for your IP variations.
<variation_name>.cmp</variation_name>	A VHDL component declaration file for the IP variation. Add the contents of this file to any VHDL architecture that instantiates the IP.
<pre><variation_name>.spd</variation_name></pre>	Simulation Package Descriptor file. Specifies the files required for simulation.
Testbench Files (in <variation_name>_testben</variation_name>	ch folder)
README.txt	Read me file for the testbench design.
generate_sim.qpf and generate_sim.qsf	Dummy Quartus Prime project and project setting file. Use this to start the Quartus Prime in the correct directory to launch the generate_sim_verilog.tcl and generate_sim_vhdl.tcl files.
generate_sim_verilog.tcl and generate_sim_vhdl.tcl	A Tcl script to generate the DUT VHDL or Verilog HDL simulation model for use in the testbench.
/testbench_vhdl/< <i>variation_name</i> >/ < <i>variation_name</i> >_tb.vhd or /testbench_verilog/< <i>variation_name</i> >/ < <i>variation_name</i> >_tb.v	VHDL or Verilog HDL testbench that exercises your IP variation in a third party simulator.
/testbench_vhdl/ <variation_name>/run_ <variation_name>_tb.tcl or /testbench_verilog/<variation_name>/ run_ <variation_name>_tb.tcl</variation_name></variation_name></variation_name></variation_name>	A Tcl script for use with the ModelSim* simulation software.
/testbench_vhdl/< <i>variation_name</i> >/ < <i>variation_name</i> >_wave.do or /testbench_verilog/< <i>variation_name</i> >/ < <i>variation_name</i> >_wave.do	A signal tracing macro script used with the ModelSim simulation software to display testbench signals.
/testbench_vhdl/models or /testbench_verilog/models	A directory containing VHDL and Verilog HDL models of the Ethernet generators and monitors used by the generated testbench.

2.2.1. Design Constraint File No Longer Generated

For a new Triple-Speed Ethernet Intel FPGA IP created using the Quartus Prime software version 13.0 or later, the software no longer generate the <variation_name>_constraints.tcl file that contains the necessary constraints for the compilation of your IP variation.

The following table lists the recommended Quartus Prime pin assignments that you can set in your design.

Table 17. Recommended Quartus Prime Pin Assignments

Pin Assignment	Assignment Value	Description	Design Pin
FAST_INPUT_REGI STER	ON	To optimize I/O timing for MII, GMII and TBI interface.	MII, GMII, RGMII, TBI input pins.
FAST_OUTPUT_RE GISTER	ON	To optimize I/O timing for MII, GMII and TBI interface.	MII, GMII, RGMII, TBI output pins.
IO_STANDARD	1.4-V PCML or 1.5-V PCML	I/O standard for GXB serial input and output pins.	GXB transceiver serial input and output pins.
			continued



683402 | 2024.10.07



Pin Assignment	Assignment Value	Description	Design Pin
IO_STANDARD	LVDS	I/O standard for LVDS/IO serial input and output pins.	LVDS/IO transceiver serial input and output pins.
GLOBAL_SIGNAL	Global clock	To assign clock signals to use the global clock network. Use this setting to guide the Quartus Prime software in the fitter process for better timing closure.	clk and reset pins for MAC only (without internal FIFO). clk and ref_clk input pins for MAC and PCS with transceiver (without internal FIFO).
GLOBAL_SIGNAL	Regional clock	To assign clock signals to use the regional clock network. Use this setting to guide the Quartus Prime software in the fitter process for better timing closure.	rx_clk <n> and tx_clk <n> input pins for MAC only using MII/GMII interface (without internal FIFO). rx_clk <n> input pin for MAC only using RGMII interface (without internal FIFO).</n></n></n>
GLOBAL_SIGNAL	OFF	To prevent a signal to be used as a global signal.	Signals for Arria V devices: • *reset_ff_wr and *reset_ff_rd • * altera_tse_reset_synchronize r_chain_out





3. Parameter Settings

You customize the Triple-Speed Ethernet Intel FPGA IP by specifying parameters using the Triple-Speed Ethernet parameter editor, launched from Platform Designer in the Quartus Prime software. The customization enables specific core features during synthesis and generation.

This chapter describes the parameters and how they affect the behavior of the IP. Each section corresponds to a page in the **Parameter Settings** tab in the parameter editor interface.

3.1. Core Configuration

Table 18. Core Configuration Parameters

Name	Value	Description
Core Variation	10/100/1000 Mb Ethernet MAC 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS(2)(3)(4) 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS(5) 1000BASE-X/SGMII PCS only	Determines the primary blocks to include in the variation.
		continued

⁽²⁾ This variation is only supported when you select Stratix 10 devices with E-Tile transceivers or Agilex 7 devices with E-Tile transceivers in the Quartus Prime Pro Edition software.

⁽³⁾ You can only turn off **Use internal FIFO** option for this variation when you select Stratix 10 devices with E-Tile transceivers is selected starting from Quartus Prime software version 20.4.

⁽⁴⁾ Embedded PMA is included and is not optional when you turn on the Use internal FIFO option for this variation. However, the embedded PMA is excluded when you turn off Use internal FIFO. You must manually connect the variant to the E-Tile transceiver or external PHY that supports the 2XTBI interface.

⁽⁵⁾ This variation is only supported in Stratix 10 devices.

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



1000 Mb Small MAC core variations. • MII/GMII—Available only for 10/100/1000 Mb Ethernet MAC core variations. If this is selected, media independen interface (MII) is used for the 10/100 interface, and gigat media independent interface (GMII) for the gigabit interface. Note: 1. The RGMII interface is not supported in Stratix 10, Arria 10, and Cyclone 10 GX devices from Quartus Prime software version 17.1 onwards. 2. For Cyclone V devices, the timing closure is subject to the ability to close timing with external PHY peripherals. Altera recommends –6 or –7 speed grade part, and timing analysis is required to ensur that the selected speed grade meets the timing closure according to the external PHY peripherals specification. Altera does not recommend –8 speed grade part for RGMII interface. Use clock enable for MAC Use clock enable for MAC Use internal FIFO On/Off Turn on this option to include clock enable signals for the MAC This option is only applicable for 10/100/1000Mb Ethernet MA and 1000Mb Small MAC core variations. Use internal FIFO On/Off Turn on this option to include internal FIFO buffers in the core You can only include internal FIFO buffers in single-port MACs and 1000Mb Small MAC core variations. Number of ports 1, 4, 8, 12, 16, 20, and 24 Specifies the number of Ethernet ports supported by the IP. This parameter is enabled if the parameter Use internal FIFO buffers. Note: For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet designs targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8. This is applicable only when you select LVDS I/O for the Transceiver type option. Transceiver type • None • LVDS I/O This option is only available for variations that include the PC block.	Name	Value	Description
Interface MII GMII Property Company Company		PCS only ⁽²⁾⁽⁶⁾ • 1000 Mb Small MAC	
GMII RGMII RGMII MII/GMII MII/GMI		On/Off	
This option is only applicable for 10/100/1000Mb Ethernet MA and 1000Mb Small MAC core variations. Use internal FIFO On/Off Turn on this option to include internal FIFO buffers in the core You can only include internal FIFO buffers in single-port MACs Number of ports 1, 4, 8, 12, 16, 20, and 24 Specifies the number of Ethernet ports supported by the IP. This parameter is enabled if the parameter Use internal FIFO buffers. Note: For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet designs targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8. This is applicable only when you select LVDS I/O for the Transceiver type option. Transceiver type • None • LVDS I/O This option is only available for variations that include the PC block.	Interface	• GMII • RGMII	 MII—The only option available for 10/100 Mb Small MAC core variations. GMII—Available only for 1000 Mb Small MAC core variations. RGMII—Available for 10/100/1000 Mb Ethernet MAC and 1000 Mb Small MAC core variations. MII/GMII—Available only for 10/100/1000 Mb Ethernet MAC core variations. If this is selected, media independent interface (MII) is used for the 10/100 interface, and gigabit media independent interface (GMII) for the gigabit interface. Note: 1. The RGMII interface is not supported in Stratix 10, Arria 10, and Cyclone 10 GX devices from Quartus Prime software version 17.1 onwards. For Cyclone V devices, the timing closure is subject to the ability to close timing with external PHY peripherals. Altera recommends –6 or –7 speed grade part, and timing analysis is required to ensure that the selected speed grade meets the timing closure according to the external PHY peripherals specification. Altera does not recommend –8 speed
Number of ports 1, 4, 8, 12, 16, 20, and 24 Specifies the number of Ethernet ports supported by the IP. This parameter is enabled if the parameter Use internal FIFO buffers. Note: For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet designs targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8. This is applicable only when you select LVDS I/O for the Transceiver type option. Transceiver type None None UVDS I/O This option is only available for variations that include the PC block.		On/Off	Turn on this option to include clock enable signals for the MAC. This option is only applicable for 10/100/1000Mb Ethernet MAC and 1000Mb Small MAC core variations.
This parameter is enabled if the parameter Use internal FIF is turned off. A multiport MAC does not support internal FIFO buffers. **Note: For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet designs targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8. This is applicable only when you select LVDS I/O for the Transceiver type option. **Transceiver type** • None • LVDS I/O This option is only available for variations that include the PC block.	Use internal FIFO	On/Off	Turn on this option to include internal FIFO buffers in the core. You can only include internal FIFO buffers in single-port MACs.
LVDS I/O block.	Number of ports	1, 4, 8, 12, 16, 20, and 24	This parameter is enabled if the parameter Use internal FIFO is turned off. A multiport MAC does not support internal FIFO buffers. Note: For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet designs targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8. This is applicable only when you select
	Transceiver type		This option is only available for variations that include the PCS block.

⁽⁶⁾ Embedded PMA is excluded. You must manually connect the variant to the E-Tile or external PHY that supports 2XTBI interface.



Name	Value	Description
		None—the PCS block does not include an integrated transceiver module. The PCS block implements a ten-bit interface (TBI) to an external SERDES chip.
		LVDS I/O, GXB—the IP includes an integrated transceiver module to implement a 1.25 Gbps transceiver.
		 Respective GXB module is included for target devices with GX transceivers.
		 For target devices with LVDS I/O including Soft-CDR such as Stratix III devices, the ALTLVDS module is included. Starting from Stratix 10, Arria 10, and Cyclone 10 GX devices, the module included is changed to LVDS SERDES.
		 — GXB and LVDS I/O options are not available for Cyclone 10 LP devices.
		 For Stratix 10 and Agilex 7 devices, the GXB option is available only in the Altera devices with E-Tile transceivers.
		Note: There may be a performance risk if you use the Triple-Speed Ethernet Intel FPGA IP variant with LVDS I/O for PMA implementation in the Arria 10 devices for Quartus Prime software version 17.0.2 and earlier. To avoid the performance risk, Altera recommends that you regenerate the Triple-Speed Ethernet Intel FPGA IP and recompile the design in the Quartus Prime software version 17.1 or later. To download and install the software patch for Quartus Prime version 17.0.2, refer to KDB link: Performance Risk Running Triple Speed Ethernet LVDS in Arria 10 Devices.

Related Information

- MAC and PCS With LVDS Soft-CDR I/O on page 167
- KDB Link: Performance Risk Running Triple Speed Ethernet LVDS in Arria 10 Devices

3.2. Ethernet MAC Options

These options are enabled when your variation includes the MAC function. In small MACs, only the following options are available:

- Enable MAC 10/100 half duplex support (10/100 Small MAC variations)
- Align packet headers to 32-bit boundary (10/100 and 1000 Small MAC variations)

Table 19. MAC Options Parameters

Name	Value	Description	
Ethernet MAC Options			
Enable MAC 10/100 half duplex support	On/Off	Turn on this option to include support for half duplex operation on 10/100 Mbps connections.	
Enable local loopback on MII/GMII/RGMII	On/Off	Turn on this option to enable local loopback on the MAC's MII, GMII, or RGMII interface. If you turn on this option, the loopback function can be dynamically enabled or disabled during system operation via the MAC configuration register.	
	continued		





Name	Value	Description
Enable supplemental MAC unicast addresses	On/Off	Turn on this option to include support for supplementary destination MAC unicast addresses for fast hardware-based received frame filtering.
Include statistics counters	On/Off	Turn on this option to include support for simple network monitoring protocol (SNMP) management information base (MIB) and remote monitoring (RMON) statistics counter registers for incoming and outgoing Ethernet packets. By default, the width of all statistics counters are 32 bits.
Enable 64-bit statistics byte counters	On/Off	Turn on this option to extend the width of selected statistics counters— aOctetsTransmittedOK, aOctetsReceivedOK, and etherStatsOctets—to 64 bits.
Include multicast hashtable	On/Off	Turn on this option to implement a hash table, a fast hardware-based mechanism to detect and filter multicast destination MAC address in received Ethernet packets.
Align packet headers to 32-bit boundary	On/Off	Turn on this option to include logic that aligns all packet headers to a 32-bit boundary. This helps reduce software overhead processing in realignment of data buffers. This option is available for MAC variations with 32 bits wide internal FIFO buffers and MAC variations without internal FIFO buffers. You must turn on this option if you intend to use the IP with the Interniche TCP/IP protocol stack.
Enable full-duplex flow control	On/Off	Turn on this option to include the logic for full-duplex flow control that includes pause frames generation and termination.
Enable VLAN detection	On/Off	Turn on this option to include the logic for VLAN and stacked VLAN frame detection. When turned off, the MAC does not detect VLAN and staked VLAN frames. The MAC forwards these frames to the user application without processing them.
Enable magic packet detection	On/Off	Turn on this option to include logic for magic packet detection (Wake-on LAN).
MDIO Module		
Include MDIO module (MDC/MDIO)	On/Off	Turn on this option if you want to access external PHY devices connected to the MAC function. When turned off, the core does not include the logic or signals associated with the MDIO interface.
Host clock divisor		Clock divisor to divide the MAC control interface clock to produce the MDC clock output on the MDIO interface. The default value is 40. For example, if the MAC control interface clock frequency is 100 MHz and the desired MDC clock frequency is 2.5 MHz, a host clock divisor of 40 should be specified. Altera recommends that the division factor is defined such that the MDC frequency does not exceed 2.5 MHz.

3.3. FIFO Options

The FIFO options are enabled only for MAC variations that include internal FIFO buffers.



Table 20. FIFO Options Parameters

Name	Value	Parameter
Width		
Width	8 Bits and 32 Bits	Determines the data width in bits of the transmit and receive FIFO buffers.
Depth		
Transmit	Between 64 and 64K	Determines the depth of the internal FIFO buffers.
Receive		

3.4. Timestamp Options

Table 21. Timestamp Options Parameters

Name	Value	Parameter
Timestamp		
Enable timestamping	On/Off	Turn on this parameter to enable timestamping on the transmitted and received frames.
Enable deterministic latency for E-tile device	On/Off	Turn on this parameter to enable deterministic latency measurement. This parameter is only supported in the Stratix 10 E-Tile transceiver variant (10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2xTBI PCS variation operating without internal FIFO, with timestamping and SGMII bridge enabled).
Enable PTP 1-step clock	On/Off	Turn on this parameter to insert timestamp on PTP messages for 1-step clock based on the TX Timestamp Insert Control interface. This parameter is disabled if you do not turn on Enable timestamping .
Timestamp fingerprint width	_	Use this parameter to set the width in bits for the timestamp fingerprint on the TX path. The default value is 4 bits.

3.5. PCS/Transceiver Options

The PCS/Transceiver options are enabled only if your IP variation includes the PCS function.

Table 22. PCS/Transceiver Options Parameters

Name	Value	Parameter
PCS Options		
PHY ID (32 bit)	_	Configures the PHY ID of the PCS block.
Enable SGMII bridge	On/Off	Turn on this option to add the SGMII clock and rate-adaptation logic to the PCS block. This option allows you to configure the PCS either in SGMII mode or 1000Base-X mode. If your application only requires 1000BASE-X PCS, turning off this option reduces resource usage. In Cyclone IV GX devices, REFCLK[0,1] and REFCLK[4,5] cannot connect directly to the GCLK network. If you enable the
		SGMII bridge, you must connect ref_clk to an alternative dedicated clock input pin.





Transceiver Options—a Export transceiver powerdown signal	only to variations that On/Off	This option is not supported in Stratix V, Arria V, Arria V GZ, and Cyclone V devices.
	On/Off	
		Turn on this option to export the powerdown signal of the GX transceiver to the top-level of your design. Powerdown is shared among the transceivers in a quad. Therefore, turning on this option in multiport Ethernet configurations maximizes efficient use of transceivers within the quad. Turn off this option to connect the powerdown signal internally to the PCS control register interface. This connection allows the host processor to control the transceiver powerdown in your system.
Enable transceiver dynamic reconfiguration	On/Off	This option is always turned on in devices other than Arria GX and Stratix II GX. When this option is turned on, the IP includes the dynamic reconfiguration signals. For designs targeting devices other than Arria V, Cyclone V, Stratix V, Arria 10, and Cyclone 10 GX, Altera recommends that you instantiate the ALTGX_RECONFIG megafunction and connect the megafunction to the dynamic reconfiguration signals to enable offset cancellation. For Arria V, Cyclone V, and Stratix V designs, Altera recommends that you instantiate the Transceiver Reconfiguration Controller megafunction and connect the megafunction to the dynamic reconfiguration signals to enable offset cancellation. The transceivers in the Arria V, Cyclone V, and Stratix V designs are configured with Altera Custom PHY IP. The Custom PHY IP requires two reconfiguration interfaces for external reconfiguration controller. For more information on the reconfiguration interfaces required, refer to the V-Series Transceiver PHY IP Core User Guide and the respective device user guides. For more information about quad sharing considerations, refer to Sharing PLLs in Devices with GIGE PHY.
Starting channel number	0 - 284	Specifies the channel number for the GXB transceiver block. In a multiport MAC, this parameter specifies the channel number for the first port. Subsequent channel numbers are in four increments. In designs with multiple instances of GXB transceiver block (multiple instances of Triple-Speed Ethernet Intel FPGA IP with GXB transceiver block or a combination of Triple-Speed Ethernet Intel FPGA IP and other IPs), Altera recommends that you set a unique starting channel number for each instance to eliminate conflicts when the GXB transceiver blocks share a transceiver quad. This option is not supported in Arria V, Cyclone V, Stratix V, Arria 10, and Cyclone 10 GX devices. For these devices, the channel numbers depends on the dynamic reconfiguration controller.
Series V GXB Transceiv	ver Options	
TX PLLs type	• CMU • ATX	This option is only available for variations that include the PCS block for Stratix V and Arria V GZ devices. Specifies the TX phase-locked loops (PLLs) type—CMU or ATX—in the GXB transceiver for Series V devices.
Enable SyncE Support	On/Off	Turn on this option to enable SyncE support by separating the TX PLL and RX PLL reference clock.
TX PLL clock network	• x1 • xN	This option is only available for variations that include the PCS block for Arria V and Cyclone V devices. Specifies the TX PLL clock network type.



Name	Value	Parameter	
Arria 10 or Cyclone 10 GX GXB Transceiver Options			
Enable Arria 10 or Cyclone 10 GX transceiver dynamic reconfiguration	On/Off	Turn on this option for the IP to include the dynamic reconfiguration signals.	
Stratix 10 GXB Transceiver Options			
Enable E-tile transceiver dynamic reconfiguration	On/Off	Turn on this option for the IP to include the dynamic reconfiguration signals.	
Stratix 10 GXB PMA Adaptation	On/Off	Enables PMA adaptation parameter customization. For more details about PMA adaptation parameter, refer to <i>E-Tile Transceiver PHY User Guide</i> .	

Note:

- 1. You must configure the Arria 10/Cyclone 10 GX Transceiver ATX PLL with an output clock frequency of 1250.0 MHz (instead of applying the default value of 625 MHz) when using the Arria 10/Cyclone 10 GX Transceiver Native PHY with the Triple-Speed Ethernet Intel FPGA IP.
- 2. The **Transceiver Options** and **Series V GXB Transceiver Options** parameters are not available in the Triple-Speed Ethernet Intel FPGA IP parameter editor interface of the Quartus Prime Pro Edition software version 19.2 onwards. These options are only present in the Quartus Prime Standard Edition software.

Refer to the respective device user guides for more information on dynamic reconfiguration in Altera devices.

Related Information

- E-Tile Transceiver PHY User Guide
 - More information about dynamic reconfiguration in the Stratix 10 and Agilex 7 devices.
- Arria 10 Transceiver PHY User Guide
 - More information about the Arria 10 transceiver ATX PLL.
- Cyclone 10 GX Transceiver PHY User Guide
 More information about the Cyclone 10 GX transceiver ATX PLL.
- E-Tile Hard IP Intel Stratix 10 Design Examples User Guide: Ethernet, CPRI PHY, and Dynamic Reconfiguration







4. Functional Description

The Triple-Speed Ethernet Intel FPGA IP includes the following functions:

- 10/100/1000 Ethernet MAC
- 1000BASE-X/SGMII PCS With Optional Embedded PMA
- Altera IEEE 1588v2

4.1. 10/100/1000 Ethernet MAC

The Altera 10/100/1000 Ethernet MAC function handles the flow of data between user applications and Ethernet network through an internal or external Ethernet PHY. Altera offers the following MAC variations:

- Variations with internal FIFO buffers—supports only single port.
- Variations without internal FIFO buffers—supports up to 24 ports (except for Arria 10, Cyclone 10 GX, and Stratix 10 devices) and the ports can operate at different speeds.
- Small MAC—provides basic functionalities of a MAC function using minimal resources.

Refer to 10/100/1000 Ethernet MAC Versus Small MAC for a feature comparison between the 10/100/1000 Ethernet MAC and small MAC.

The MAC function supports the following Ethernet frames: basic, VLAN and stacked VLAN, jumbo, and control frames.

Related Information


Ethernet Frame Format on page 213

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



4.1.1. MAC Architecture


Figure 12. 10/100/1000 Ethernet MAC With Internal FIFO Buffers



The FIFO buffers, which you can configure to 8 or 32 bits wide, store the transmit and receive data. The buffer width determines the data width on the Avalon streaming receive and transmit interfaces. You can configure the FIFO buffers to operate in cutthrough or store-and-forward mode using the $rx_section_full$ and $tx_section_full$ registers.



Figure 13. Multiport MAC Without Internal FIFO Buffers



In a multiport MAC, the instances share the MDIO master and some configuration registers. You can use the Avalon Streaming Multi-Channel Shared Memory FIFO core in the Platform Designer to store the transmit and receive data.

Related Information

MAC Configuration Register Space on page 83

4.1.2. MAC Interfaces

The MAC function implements the following interfaces:



- Avalon streaming interface on the system side.
 - Avalon streaming sink port on transmit with the following properties:
 - Fixed data width, 8 bits, in MAC variations without internal FIFO buffers; configurable data width, 8 or 32 bits, in MAC variations with internal FIFO buffers.
 - Packet support using start-of-packet (SOP) and end-of-packet (EOP) signals, and partial final packet signals.
 - Error reporting.
 - Variable-length ready latency specified by the tx_almost_full register.
 - Avalon streaming source port on receive with the following properties:
 - Fixed data width of 8 bits in MAC variations without internal FIFO buffers; configurable data width, 8 or 32 bits, in MAC variations with internal FIFO buffers.
 - Backpressure is supported only in MAC variations with internal FIFO buffers. Transmission stops when the level of the FIFO buffer reaches the respective programmable thresholds.
 - Packet support using SOP and EOP signals, and partial final packet signals.
 - Error reporting.
 - Ready latency is zero in MAC variations without internal FIFO buffers. In MAC variations with internal FIFO buffers, the ready latency is two.
- Media independent interfaces on the network side—select MII, GMII, or RGMII by setting the Interface option on the Core Configuration page or the ETH_SPEED bit in the command_config register.
- Control interface—an Avalon memory-mapped slave port that provides access to 256 32-bit configuration and status registers, and statistics counters. This interface supports the use of waitrequest to stall the interconnect fabric for as many cycles as required.
- PHY management interface—implements the standard MDIO specification, IEEE 803.2 standard Clause 22, to access the PHY device management registers. This interface supports up to 32 PHY devices.

MAC variations without internal FIFO buffers implement the following additional interfaces:

- FIFO status interface—an Avalon streaming sink port that streams in the fill level of an external FIFO buffer. Only MAC variations without internal buffers implement this interface.
- Packet classification interface—an Avalon streaming source port that streams out receive packet classification information. Only MAC variations without internal buffers implement this interface.

Related Information

- Transmit Thresholds on page 48
- Interface Signals on page 109
- MAC Configuration Register Space on page 83





4.1.3. MAC Transmit Datapath

On the transmit path, the MAC function accepts frames from a user application and constructs Ethernet frames before forwarding them to the PHY. Depending on the MAC configuration, the MAC function realigns the payload, modifies the source address, calculates and appends the 32-bit Cyclic Redundancy Check (CRC-32) field, and inserts interpacket gap (IPG) bytes. In half-duplex mode, the MAC function also detects collision and attempts to retransmit frames when a collision occurs. The following conditions trigger transmission:

- In MAC variations with internal FIFO buffers:
 - Cut-through mode—transmission starts when the level of the FIFO level hits the transmit section-full threshold.
 - Store and forward mode—transmission starts when a full packet is received.

Note: To use the internal FIFO buffer in the store and forward mode, ensure that the internal FIFO buffer size is larger than the transmitted packet size. If the transmitted packet size is larger than the internal FIFO buffer size, the IP locks up with no packet transmission. The lock-up of the IP can only be cleared through a hard reset to the IP.

• In MAC variations without internal FIFO buffers, transmission starts as soon as data is available on the Avalon streaming transmit interface.

Related Information

Ethernet Frame Format on page 213

4.1.3.1. IP Payload Re-alignment

If you turn the **Align packet headers to 32-bit boundaries** option, the MAC function removes the additional two bytes from the beginning of Ethernet frames.

Related Information

IP Payload Alignment on page 44

4.1.3.2. Address Insertion

By default, the MAC function retains the source address received from the user application. You can configure the MAC function to replace the source address with the primary MAC address or any of the supplementary addresses by setting the <code>TX_ADDR_INS</code> bit in the <code>command_config</code> register to 1. The <code>TX_ADDR_SEL</code> bits in the <code>command_config</code> register determines the address selection.

Related Information

Command_Config Register (Dword Offset 0x02) on page 87

4.1.3.3. Frame Payload Padding

The MAC function inserts padding bytes (0x00) when the payload length does not meet the minimum length required:

- 46 bytes for basic frames
- 42 bytes for VLAN tagged frames
- 38 bytes for stacked VLAN tagged frames



4.1.3.4. CRC-32 Generation

To turn on CRC-32 generation, you must set the <code>OMIT_CRC</code> bit in the <code>tx_cmd_stat</code> register to 0 and send the frame to the MAC function with the <code>ff_tx_crc_fwd</code> signal deasserted.

The following equation shows the CRC polynomial, as specified in the IEEE 802.3 standard:

$$FCS(X) = X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X^{1} + 1$$

The 32-bit CRC value occupies the FCS field with x31 in the least significant bit of the first byte. The CRC bits are thus transmitted in the following order: x31, x30, ..., x1, x0.

4.1.3.5. Interpacket Gap Insertion

In full-duplex mode, the MAC function maintains the minimum number of IPG configured in the tx_{ipg_length} register between transmissions. You can configure the minimum IPG to any value between 64 and 216 bit times, where 64 bit times is the time it takes to transmit 64 bits of raw data on the medium.

In half-duplex mode, the MAC function constantly monitors the line. Transmission starts only when the line has been idle for a period of 96 bit times and any backoff time requirements have been satisfied. In accordance with the standard, the MAC function begins to measure the IPG when the m_rx_crs signal is deasserted.

4.1.3.6. Collision Detection in Half-Duplex Mode

Collision occurs only in a half-duplex network. It occurs when two or more nodes transmit concurrently. The PHY device asserts the m_rx_{col} signal to indicate collision.


When the MAC function detects collision during transmission, it stops the transmission and sends a 32-bit jam pattern instead. A jam pattern is a fixed pattern, 0x648532A6, and is not compared to the CRC of the frame. The probability of a jam pattern being identical to the CRC is very low, 0.532%.

If the MAC function detects a collision while transmitting the preamble or start frame delimiter (SFD) field, it sends the jam pattern only after transmitting the SFD field, which subsequently results in a minimum of a 96-bit fragment.

If the MAC function detects a collision while transmitting the first 64 bytes, including the preamble and SFD fields, the MAC function waits for an interval equal to the backoff period and then retransmits the frame. The frame is stored in a 64-byte retransmit buffer. The backoff period is generated from a pseudo-random process, truncated binary exponential backoff.



Figure 14. Frame Retransmission



The backoff time is a multiple of slot times. One slot is equal to a 512 bit times period. The number of the delay slot times, before the Nth retransmission attempt, is chosen as a uniformly distributed random integer (r) in the following range:

 $0 \le r < 2k$

 $k = \min(n, N)$, where n is the number of retransmissions and N = 10.

For example, after the first collision, the backoff period, in slot time, is 0 or 1. If a collision occurs during the first retransmission, the backoff period, in slot time, is 0, 1, 2, or 3.

The maximum backoff time, in 512 bit times slots, is limited by N set to 10 as specified in the IEEE Standard 802.3.

If a collision occurs after 16 consecutive retransmissions, the MAC function reports an excessive collision condition by setting the EXCESS_COL bit in the command_config register to 1, and discards the current frame from the transmit FIFO buffer.

In networks that violate standard requirements, collision may occur after the transmission of the first 64 bytes. If this happens, the MAC function stops transmitting the current frame, discards the rest of the frame from the transmit FIFO buffer, and resumes transmitting the next available frame. You can check the LATE_COL register (command_config [12]) to verify if the MAC has discarded any frame due to a collision.

4.1.4. MAC Receive Datapath

The MAC function receives Ethernet frames from the network via a PHY and forwards the payload with relevant frame fields to the user application after performing checks, filtering invalid frames, and removing the preamble and SFD.



4.1.4.1. Preamble Processing

The MAC function uses the SFD (0xD5) to identify the last byte of the preamble. If an SFD is not found after the seventh byte, the MAC function rejects the frame and discards it.

The IEEE standard specifies that frames must be separated by an interpacket gap (IPG) of at least 96 bit times. The MAC function, however, can accept frames with an IPG of less than 96 bit times; at least 8-bytes and 6-bytes in RGMII/GMII (1000 Mbps operation) and RGMII/MII (10/100 Mbps operation) respectively.

The MAC function removes the preamble and SFD fields from valid frames.

4.1.4.2. Collision Detection in Half-Duplex Mode

In half-duplex mode, the MAC function checks for collisions during frame reception. When collision is detected during the reception of the first 64 bytes, the MAC function discards the frame if the RX_ERR_DISC bit is set to 1. Otherwise, the MAC function forwards the frame to the user application with error.

4.1.4.3. Address Checking

The MAC function can accept frames with the following address types:

- Unicast address—bit 0 of the destination address is 0.
- Multicast address—bit 0 of the destination address is 1.
- Broadcast address—all 48 bits of the destination address are 1.

The MAC function always accepts broadcast frames. If promiscuous mode is enabled (PROMIS_EN bit in the command_config register = 1), the MAC function omits address filtering and accepts all frames.

4.1.4.3.1. Unicast Address Checking

When promiscuous mode is disabled, the MAC function only accepts unicast frames if the destination address matches any of the following addresses:

- The primary address, configured in the registers mac_0 and mac_1
- The supplementary addresses, configured in the following registers: smac_0_0/smac_0_1, smac_1_0/smac_1_1, smac_2_0/smac_2_1 and smac_3_0/smac_3_1

Otherwise, the MAC function discards the frame.

4.1.4.3.2. Multicast Address Resolution

You can use either a software program running on the host processor or a hardware multicast address resolution engine to resolve multicast addresses. Address resolution using a software program can affect the system performance, especially in gigabit mode.

The MAC function uses a 64-entry hash table in the register space, multicast hash table, to implement the hardware multicast address resolution engine as shown in figure below. The host processor must build the hash table according to the specified algorithm. A 6-bit code is generated from each multicast address by XORing the





address bits as shown in table below. This code represents the address of an entry in the hash table. Write one to the most significant bit in the table entry. All multicast addresses that hash to the address of this entry are valid and accepted.

You can choose to generate the 6-bit code from all 48 bits of the destination address by setting the MHASH_SEL bit in the command_config register to 0, or from the lower 24 bits by setting the MHASH_SEL bit to 1. The latter option is provided if you want to omit the manufacturer's code, which typically resides in the upper 24 bits of the destination address, when generating the 6-bit code.

Figure 15. Hardware Multicast Address Resolution Engine




Table 23. Hash Code Generation—Full Destination Address

Algorithm for generating the 6-bit code from the entire destination address.

Hash Code Bit	Value
0	xor multicast MAC address bits 7:0
1	xor multicast MAC address bits 15:8
2	xor multicast MAC address bits 23:16
3	xor multicast MAC address bits 31:24
4	xor multicast MAC address bits 39:32
5	xor multicast MAC address bits 47:40

Table 24. Hash Code Generation—Lower 24 Bits of Destination Address

Algorithm for generating the 6-bit code from the lower 24 bits of the destination address.

Hash Code Bit	Value
0	xor multicast MAC address bits 3:0
1	xor multicast MAC address bits 7:4
2	xor multicast MAC address bits 11:8
	continued



Hash Code Bit	Value
3	xor multicast MAC address bits 15:12
4	xor multicast MAC address bits 19:16
5	xor multicast MAC address bits 23:20

The MAC function checks each multicast address received against the hash table, which serves as a fast matching engine, and a match is returned within one clock cycle. If there is no match, the MAC function discards the frame.

All multicast frames are accepted if all entries in the hash table are one.

Note:

- 1. All entries in the hash table must be filled.
- 2. RX_ENA needs to be set to '0' prior to filling the hash table.

Failure to follow notes (1) and (2) can result in error during multicast packet detection.

4.1.4.4. Frame Type Validation

The MAC function checks the length/type field to determine the frame type:

- Length/type < 0x600—the field represents the payload length of a basic Ethernet frame. The MAC function continues to check the frame and payload lengths.
- Length/type >= 0x600—the field represents the frame type.
 - Length/type = 0x8100—VLAN or stacked VLAN tagged frames. The MAC function continues to check the frame and payload lengths, and asserts the following signals:
 - for VLAN frames, rx_err_stat[16] in MAC variations with internal FIFO buffers or pkt_class_data[1] in MAC variations without internal FIFO buffers.
 - for stacked VLAN frames, rx_err_stat[17] in MAC variations with internal FIFO buffers or pkt_class_data[0] in MAC variations without internal FIFO buffers.
 - Length/type = 0x8088—control frames. The next two bytes, the Opcode field, indicate the type of control frame.
 - For pause frames (Opcode = 0x0001), the MAC function continues to check the frame and payload lengths. For valid pause frames, the MAC function proceeds with pause frame processing. The MAC function forwards pause frames to the user application only when the PAUSE_FWD bit in the command config register is set to 1.
 - For other types of control frames, the MAC function accepts the frames and forwards them to the user application only when the CNTL_FRM_ENA bit in the command_config register is set to 1.
- For other field values, the MAC function forwards the receive frame to the user application.

Related Information

Remote Device Congestion on page 50





4.1.4.5. Payload Pad Removal

You can turn on padding removal by setting the PAD_EN bit in the <code>command_config</code> register to 1. The MAC function removes the padding, prior to forwarding the frames to the user application, when the payload length is less than the following values for the different frame types:

- 46 bytes for basic MAC frames
- 42 bytes for VLAN tagged frames
- 38 bytes for stacked VLAN tagged frames

Padding removal is not applicable when:

- the length or type field is equal to or greater than 1536 (0x600) for basic frame.
- the client length or type field is equal to or greater than 1536 (0x600) for VLAN and stacked VLAN frames.

When padding removal is turned off, complete frames including the padding are forwarded to the Avalon streaming receive interface.

4.1.4.6. CRC Checking

The following equation shows the CRC polynomial, as specified in the IEEE 802.3 standard:

$$FCS(X) = X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X^{1} + 1$$

The 32-bit CRC value occupies the FCS field with x31 in the least significant bit of the first byte. The CRC bits are thus received in the following order: x31, x30,..., x1, x0.

If the MAC function detects CRC-32 error, it marks the frame invalid by asserting the following signals:

- rx_err[2] in MAC variations with internal FIFO buffers.
- data_rx_error[1] in MAC variations without internal FIFO buffers.

The MAC function discards frames with CRC-32 error if the RX_ERR_DISC bit in the command_config register is set to 1.

For frames less than the required minimum length, the MAC function forwards the CRC-32 field to the user application if the CRC_FWD and PAD_EN bits in the command_config register are 1 and 0 respectively. Otherwise, the CRC-32 field is removed from the frame.

4.1.4.7. Length Checking

The MAC function checks the frame and payload lengths of basic, VLAN, and stacked VLAN tagged frames. The jumbo frame does not go through the length check.



The frame length must be at least 64 (0x40) bytes and not exceed the following maximum value for the different frame types:

- Basic frames—the value specified in the frm_length register
- VLAN tagged frames—the value specified in the frm length register plus four
- Stacked VLAN tagged frames—the value specified in the frm_length register plus eight

To prevent FIFO buffer overflow, the MAC function truncates the frame if it is more than 11 bytes longer than the allowed maximum length.

For frames of a valid length, the MAC function continues to check the payload length if the NO_LGTH_CHECK bit in the command_config register is set to 0. The MAC function keeps track of the payload length as it receives a frame, and checks the length against the length/type field in basic MAC frames or the client length/type field in VLAN tagged frames. The payload length is valid if it satisfies the following conditions:

- The actual payload length matches the value in the length/type or client length/ type field.
- Basic frames—the payload length is between 46 (0x2E)and 1536 (0x0600) bytes, excluding 1536.
- VLAN tagged frames—the payload length is between 42 (0x2A)and 1536 (0x0600), excluding 1536.
- Stacked VLAN tagged frames—the payload length is between 38 (0x26) and 1536 (0x0600), excluding 1536.

If the frame or payload length is not valid, the MAC function asserts one of the following signals to indicate length error:

- rx_err[1] in MACs with internal FIFO buffers.
- data_rx_error[0] in MACs without internal FIFO buffers.

4.1.4.8. Frame Writing

The IP removes the preamble and SFD fields from the frame. The CRC field and padding bytes may be removed depending on the configuration.

For MAC variations with internal FIFO buffers, the MAC function writes the frame to the internal receive FIFO buffers. For MAC variations without internal FIFO buffers, it forwards the frame to the Avalon streaming receive interface.

MAC variations without internal FIFO buffers do not support backpressure on the Avalon streaming receive interface. In this variation, if the receiving component is not ready to receive data from the MAC function, the frame gets truncated with error and subsequent frames are also dropped with error.

4.1.4.9. IP Payload Alignment

The network stack makes frequent use of the IP addresses stored in Ethernet frames. When you turn on the **Align packet headers to 32-bit boundaries** option, the MAC function aligns the IP payload on a 32-bit boundary by adding two bytes to the beginning of Ethernet frames. The padding of Ethernet frames are determined by the registers tx cmd stat and rx cmd stat on transmit and receive, respectively.





Table 25. 32-Bit Interface Data Structure — Non-IP Aligned Ethernet Frame

Bits				
3124 2316 158 70				
Byte 0	Byte 1	Byte 2	Byte 3	
Byte 4	Byte 5	Byte 6	Byte 7	

Table 26. 32-Bit Interface Data Structure — IP Aligned Ethernet Frame

Bits				
3124 2316 158 70				
padded with zeros		Byte 0	Byte 1	
Byte 2 Byte 3		Byte 4	Byte 5	

4.1.5. MAC Transmit and Receive Latencies

Altera uses the following definitions for the transmit and receive latencies:

- Transmit latency is the number of clock cycles the MAC function takes to transmit
 the first bit on the network-side interface (MII/GMII/RGMII) after the bit was first
 available on the Avalon streaming interface.
- Receive latency is the number of clock cycles the MAC function takes to present the first bit on the Avalon streaming interface after the bit was received on the network-side interface (MII/GMII/RGMII).

Table 27. Transmit and Receive Nominal Latency

The transmit and receive nominal latencies in various modes. The FIFO buffer thresholds are set to the typical values specified in this user guide when deriving the latencies. Under *MAC Options* tab, only the following options are selected when deriving the latencies shown in the table below: **Enable MAC 10/100 half duplex support**, **Include statistics counters**, and **Enable magic packet detection**.

MAC Configuration		Latency (Clock Cycles) (7)	
	Transmit	Receive	
MAC with Internal FIFO Buffers (9)			
GMII in gigabit and cut-through mode	38	99	
MII in 100M and cut-through mode	40	184	
MII in 10M and cut-through mode	34	183	
RGMII in gigabit and cut-through mode	40	102	
RGMII in 10 Mbps and cut-through mode	41	187	
RGMII in 100 Mbps and cut-through mode	36	186	
MAC without Internal FIFO Buffers (10)	·		
		continued	

⁽⁷⁾ The clocks in all domains are running at the same frequency.

⁽⁸⁾ The numbers in this table are from simulation.

⁽⁹⁾ The data width is set to 32 bits



MAC Configuration		Latency (Clock Cycles) (7)	
	Transmit	Receive	
GMII	15	28	
MII	26 56		
RGMII in gigabit mode	16 31		
RGMII in10/100 Mbps	27	59	

Related Information

Base Configuration Registers (Dword Offset 0x00 - 0x17) on page 84

4.1.6. FIFO Buffer Thresholds

For MAC variations with internal FIFO buffers, you can change the operations of the FIFO buffers, and manage potential FIFO buffer overflow or underflow by configuring the following thresholds:

- Almost empty
- Almost full
- Section empty
- Section full

These thresholds are defined in bytes for 8-bit wide FIFO buffers and in words for 32-bit wide FIFO buffers. The FIFO buffer thresholds are configured via the registers.



⁽⁷⁾ The clocks in all domains are running at the same frequency.

⁽⁸⁾ The numbers in this table are from simulation.

⁽¹⁰⁾ The data width is set to 8 bits.



4.1.6.1. Receive Thresholds

Figure 16. Receive FIFO Thresholds




Table 28. Receive Thresholds

buffer before the buffer is empty. When the level of the FIFO buffer reaches this threshold, the MAC function asserts the ff_rx_a_empty signal. The MAC function stops reading from the FIFO buffer and subsequently stops transferring data to the user application to avoid buffer underflow. When the MAC function detects an EOP, it transfers all data to the user application even if the number of unread entries is below this threshold. Almost full rx_almost_full The number of unwritten entries in the FIFO buffer reaches this threshold, the MAC function asserts the ff_rx_a_full signal. If the user application is not ready to receive data (ff_rx_rdy = 0), the MAC function performs the following operations: Stops writing data to the FIFO buffer. Truncates received frames to avoid FIFO buffer overflow. Asserts the rx_err[0] signal when the ff_rx_eop signal is asserted. Marks the truncated frame invalid by setting the rx_err[3] signal to 1. If the RX_ERR_DISC bit in the command_config register is set to 1 and the section-full (rx_section_full)	Threshold	Register Name	Description
FIFO buffer before the buffer is full. When the level of the FIFO buffer reaches this threshold, the MAC function asserts the ff_rx_a_full signal. If the user application is not ready to receive data (ff_rx_rdy = 0), the MAC function performs the following operations: • Stops writing data to the FIFO buffer. • Truncates received frames to avoid FIFO buffer overflow. • Asserts the rx_err[0] signal when the ff_rx_eop signal is asserted. • Marks the truncated frame invalid by setting the rx_err[3] signal to 1. If the RX_ERR_DISC bit in the command_config register is set to 1 and the section-full (rx_section_full)	Almost empty	rx_almost_empty	buffer before the buffer is empty. When the level of the FIFO buffer reaches this threshold, the MAC function asserts the ff_rx_a_empty signal. The MAC function stops reading from the FIFO buffer and subsequently stops transferring data to the user application to avoid buffer underflow. When the MAC function detects an EOP, it transfers all data to the user application even if the number of unread entries is
	Almost full	rx_almost_full	FIFO buffer before the buffer is full. When the level of the FIFO buffer reaches this threshold, the MAC function asserts the ff_rx_a_full signal. If the user application is not ready to receive data (ff_rx_rdy = 0), the MAC function performs the following operations: • Stops writing data to the FIFO buffer. • Truncates received frames to avoid FIFO buffer overflow. • Asserts the rx_err[0] signal when the ff_rx_eop signal is asserted. • Marks the truncated frame invalid by setting the rx_err[3] signal to 1. If the RX_ERR_DISC bit in the command_config register is set to 1 and



Threshold	Register Name	Description
		threshold is set to 0, the MAC function discards frames with error received on the Avalon streaming interface.
Section empty	rx_section_empty	An early indication that the FIFO buffer is getting full. When the level of the FIFO buffer hits this threshold, the MAC function generates an XOFF pause frame to indicate FIFO congestion to the remote Ethernet device. When the FIFO level goes below this threshold, the MAC function generates an XON pause frame to indicate its readiness to receive new frames. To avoid data loss, you can use this threshold as an early warning to the remote Ethernet device on the potential FIFO buffer congestion before the buffer level hits the almost-full threshold. The MAC function truncates receive frames when the buffer level hits the almost-full threshold.
Section full	rx_section_full	The section-full threshold indicates that there are sufficient entries in the FIFO buffer for the user application to start reading from it. The MAC function asserts the ff_rx_dsav signal when the buffer level hits this threshold. Set this threshold to 0 to enable store and forward on the receive datapath. In the store and forward mode, the ff_rx_dsav signal remains deasserted. The MAC function asserts the ff_rx_dval signal as soon as a complete frame is written to the FIFO buffer.

4.1.6.2. Transmit Thresholds

Figure 17. Transmit FIFO Thresholds






Table 29. Transmit Thresholds

Threshold	Register Name	Description
Almost empty	tx_almost_empty	The number of unread entries in the FIFO buffer before the buffer is empty. When the level of the FIFO buffer reaches this threshold, the MAC function asserts the ff_tx_a_empty signal. The MAC function stops reading from the FIFO buffer and sends the Ethernet frame with GMII/MII/RGMII error to avoid FIFO underflow.
Almost full	tx_almost_full	The number of unwritten entries in the FIFO buffer before the buffer is full. When the level of the FIFO buffer reaches this threshold, the MAC function asserts the ff_tx_a_full signal. The MAC function deasserts the ff_tx_rdy signal to backpressure the Avalon streaming transmit interface.
Section empty	tx_section_empty	An early indication that the FIFO buffer is getting full. When the level of the FIFO buffer reaches this threshold, the MAC function deasserts the ff_tx_septy signal. This threshold can serve as a warning about potential FIFO buffer congestion.
Section full	tx_section_full	This threshold indicates that there are sufficient entries in the FIFO buffer to start frame transmission. Set this threshold to 0 to enable store and forward on the transmit path. When you enable the store and forward mode, the MAC function forwards each frame as soon as it is completely written to the transmit FIFO buffer.

4.1.6.3. Transmit FIFO Buffer Underflow


If the transmit FIFO buffer hits the almost-empty threshold during transmission and the FIFO buffer does not contain the end-of-packet indication, the MAC function stops reading data from the FIFO buffer and initiates the following actions:

- 1. The MAC function asserts the RGMII/GMII/MII error signals (tx_control/gm_tx_err/m_tx_err) to indicate that the fragment transferred is not valid.
- 2. The MAC function deasserts the RGMII/GMII/MII transmit enable signals (tx_control/gm_tx_en/m_tx_en) to terminate the frame transmission.
- 3. After the underflow, the user application completes the frame transmission.
- 4. The transmitter control discards any new data in the FIFO buffer until the end of frame is reached.
- 5. The MAC function starts to transfer data on the RGMII/GMII/MII when the user application sends a new frame with an SOP.



Figure 18. Transmit FIFO Buffer Underflow

Figure illustrates the FIFO buffer underflow protection algorithm for gigabit Ethernet system.



4.1.7. Congestion and Flow Control

In full-duplex mode, the MAC function implements flow control to manage the following types of congestion:

- Remote device congestion—the receiving device experiences congestion and requests the MAC function to stop sending data.
- Receive FIFO buffer congestion—when the receive FIFO buffer is almost full, the MAC function sends a pause frame to the remote device requesting the remote device to stop sending data.
- Local device congestion—any device connected to the MAC function, such as a processor, can request the remote device to stop data transmission.

Related Information

MAC Configuration Register Space on page 83

4.1.7.1. Remote Device Congestion

When the MAC function receives an XOFF pause frame and the PAUSE_IGNORE bit in the command_config register is set to 0, the MAC function completes the transfer of the current frame and stops transmission for the amount of time specified by the pause quanta in 512 bit times increments. Transmission resumes when the timer expires or when the MAC function receives an XON frame.





You can configure the MAC function to ignore pause frames by setting the PAUSE_IGNORE bit in the command_config register is set to 1.

4.1.7.2. Receive FIFO Buffer and Local Device Congestion

Pause frames generated are compliant to the IEEE Standard 802.3 annex 31A & B. The MAC function generates pause frames when the level of the receive FIFO buffer hits a level that can potentially cause an overflow, or at the request of the user application. The user application can trigger the generation of an XOFF pause frame by setting the XOFF_GEN bit in the command_config register to 1 or asserting the xoff gen signal.

For MAC variations with internal FIFO buffers, the MAC function generates an XOFF pause frame when the level of the FIFO buffer reaches the section-empty threshold $(rx_section_empty)$. If transmission is in progress, the MAC function waits for the transmission to complete before generating the pause frame. The fill level of an external FIFO buffer is obtained via the Avalon streaming receive FIFO status interface.

When generating a pause frame, the MAC function fills the pause quanta bytes P1 and P2 with the value configured in the pause_quant register. The source address is set to the primary MAC address configured in the mac_0 and mac_1 registers, and the destination address is set to a fixed multicast address, 01-80-C2-00-00-01 (0x010000c28001).

The MAC function automatically generates an XON pause frame when the FIFO buffer section-empty flag is deasserted and the current frame transmission is completed. The user application can trigger the generation of an XON pause frame by clearing the XOFF_GEN bit and signal, and subsequently setting the XON_GEN bit to 1 or asserting the xon_gen signal.

When generating an XON pause frame, the MAC function fills the pause quanta (payload bytes P1 and P2) with 0x0000 (zero quanta). The source address is set to the primary MAC address configured in the mac_0 and mac_1 registers and the destination address is set to a fixed multicast address, 01-80-C2-00-00-01 (0x010000c28001).

In addition to the flow control mechanism, the MAC function prevents an overflow by truncating excess frames. The status bit, $rx_{err}[3]$, is set to 1 to indicate such errors. The user application should subsequently discard these frames by setting the RX_ERR_DISC bit in the command_config register to 1.

4.1.8. Magic Packets

A magic packet can be a unicast, multicast, or broadcast packet which carries a defined sequence in the payload section. Magic packets are received and acted upon only under specific conditions, typically in power-down mode.

The defined sequence is a stream of six consecutive 0xFF bytes followed by a sequence of 16 consecutive unicast MAC addresses. The unicast address is the address of the node to be awakened.

The sequence can be located anywhere in the magic packet payload and the magic packet is formed with a standard Ethernet header, optional padding, and CRC.



4.1.8.1. Sleep Mode

You can only put a node to sleep (set SLEEP bit in the command_config register to 1 and deassert the magic_sleep_n signal) if magic packet detection is enabled (set the MAGIC_ENA bit in the command_config register to 1).

Altera recommends that you do not put a node to sleep if you disable magic packet detection.

Network transmission is disabled when a node is put to sleep. The receiver remains enabled, but it ignores all traffic from the line except magic packets to allow a remote agent to wake up the node. In the sleep mode, only etherStatsPkts and etherStatsOctets count the traffic statistics.

4.1.8.2. Magic Packet Detection

Magic packet detection wakes up a node that was put to sleep. The MAC function detects magic packets with any of the following destination addresses:

- Any multicast address
- A broadcast address
- The primary MAC address configured in the mac_0 and mac_1 registers
- Any of the supplementary MAC addresses configured in the following registers if they are enabled: smac_0_0, smac_0_1, smac_1_0, smac_1_1, smac_2_0, smac_2_1, smac_3_0 and smac_3_1

When the MAC function detects a magic packet, the WAKEUP bit in the command_config register is set to 1, and the etherStatsPkts and etherStatsOctets statistics registers are incremented.

Magic packet detection is disabled when the SLEEP bit in the command_config register is set to 0. Setting the SLEEP bit to 0 also resets the WAKEUP bit to 0 and resumes the transmit and receive operations.

4.1.9. MAC Local Loopback

You can enable local loopback on the MII/GMII/RGMII of the MAC function to exercise the transmit and receive paths. If you enable local loopback, use the same clock source for both the transmit and receive clocks. If you use different clock sources, ensure that the difference between the transmit and receive clocks is less than ± 100 ppm.

To enable local loopback:

- 1. Initiate software reset by setting the SW_RESET bit in command_config register to 1.
 - Software reset disables the transmit and receive operations, flushes the internal FIFOs, and clears the statistics counters. The SW_RESET bit is automatically cleared upon completion.
- 2. When software reset is complete, enable local loopback on the MAC's MII/GMII/RGMII by setting the LOOP ENA bit in command config register to 1.
- 3. Enable transmit and receive operations by setting the TX_ENA and RX_ENA bits in command_config register to 1.





- 4. Initiate frame transmission.
- 5. Compare the statistics counters aFramesTransmittedOK and aFramesReceivedOK to verify that the transmit and receive frame counts are equal.
- 6. Check the statistics counters ifInErrors and ifOutErrors to determine the number of packets transmitted and received with errors.
- 7. To disable loopback, initiate a software reset and set the LOOP_ENA bit in command_config register to 0.

4.1.10. MAC Error Correction Code (ECC)

The error correction code (ECC) feature is implemented to the memory instances in the IP. This feature is capable of detecting single and double bit errors, and can fix single bit errors in the corrupted data.

Note: This feature is only applicable for Arria V GZ, Stratix V, and Arria 10 devices.

Table 30. IP Variation and ECC Protection Support

IP Variation	ECC Protection Support
10/100/1000 Mb Ethernet MAC	Protects the following options: Transmit and receive FIFO buffer Retransmit buffer (if half duplex is enabled) Statistic counters (if enabled) Multicast hashtable (if enabled)
10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS	Protects the following options: Transmit and receive FIFO buffer Retransmit buffer (if half duplex is enabled) Statistic counters (if enabled) Multicast hashtable (if enabled) SGMII bridge (if enabled)
1000BASE-X/SGMII PCS only	Protects the SGMII bridge (if enabled).
1000 Mb Small MAC	Protects the transmit and receive FIFO buffer.
10/100 Mb Small MAC	Protects the following options: Transmit and receive FIFO buffer Retransmit buffer (if half duplex is enabled)

When you enable this feature, the following output ports are added for 10/100/1000 Mb Ethernet MAC and 1000BASE-X/SGMII PCS variants to provide ECC status of all the memory instances in the IP.

- Single channel core configuration—eccstatus[1:0] output ports.
- Multi-channel core configuration—eccstatus_<n>[1:0] output ports, where eccstatus_0[1:0] is for channel 0, eccstatus_1[1:0] for channel 1, and so on.

4.1.11. MAC Reset

A hardware reset resets all logic. A software reset only disables the transmit and receive paths, clears all statistics registers, and flushes the receive FIFO buffer. The values of configuration registers, such as the MAC address and thresholds of the FIFO buffers, are preserved during a software reset.






When you trigger a software reset, the MAC function sets the TX_ENA and RX_ENA bits in the command_config register to 0 to disable the transmit and receive paths. However, the transmit and receive paths are only disabled when the current frame transmission and reception complete.

- To trigger a hardware reset, assert the reset signal.
- To trigger a software reset, set the SW_RESET bit in the command_config register to 1. The SW_RESET bit is cleared automatically when the software reset ends.

Altera recommends that you perform a software reset and wait for the software reset sequence to complete before changing the MAC operating speed and mode (full/half duplex). If you want to change the operating speed or mode without changing other configurations, preserve the command_config register before performing the software reset and restore the register after the changing the MAC operating speed or mode.

Figure 19. Software Reset Sequence



Note:

If the SW_RESET bit is 1 when the line clocks are not available (for example, cable is disconnected), the statistics registers may not be cleared.

4.1.12. PHY Management (MDIO)

This module implements the standard MDIO specification, IEEE 803.2 standard Clause 22, to access the PHY device management registers, and supports up to 32 PHY devices.





To access each PHY device, write the PHY address to the MDIO register (mdio_addr0/1) followed by the transaction data (MDIO Space 0/1). For faster access, the MAC function allows up to two PHY devices to be mapped in its register space at any one time. Subsequent transactions to the same PHYs do not require writing the PHY addresses to the register space thus reducing the transaction overhead. You can access the MDIO registers via the Avalon memory-mapped interface.

For more information about the registers of a PHY device, refer to the specification provided with the device.


For more information about the MDIO registers, refer to the *MAC Configuration Register Space* section.

Related Information

MAC Configuration Register Space on page 83

4.1.12.1. MDIO Connection

Figure 20. MDIO Interface



4.1.12.2. MDIO Frame Format

The MDIO master communicates with the slave PHY device using MDIO frames. A complete frame is 64 bits long and consists of 32-bit preamble, 14-bit command, 2-bit bus direction change, and 16-bit data. Each bit is transferred on the rising edge of the MDIO clock, mdc.



Table 31. MDIO Frame Formats (Read/Write)

Field settings for MDIO transactions.

Туре	PRE	Command						
		ST MSB LSB	OP MSB LSB	Addr1 MSB LSB	Addr2 MSB LSB	TA	Data MSB LSB	Idle
Read	1	01	10	xxxxx	xxxxx	Z0	xxxxxxxxxxxxx	Z
Write	1 1	01	01	xxxxx	xxxxx	10	xxxxxxxxxxxxx	Z

Table 32. MDIO Frame Field Descriptions

Name	Description
PRE	Preamble. 32 bits of logical 1 sent prior to every transaction.
ST	Start indication. Standard MDIO (Clause 22): 0b01.
ОР	Opcode. Defines the transaction type.
Addr1	The PHY device address (PHYAD). Up to 32 devices can be addressed. For PHY device 0, the Addr1 field is set to the value configured in the mdio_addr0 register. For PHY device 1, the Addr1 field is set to the value configured in the mdio_addr1 register.
Addr2	Register Address. Each PHY can have up to 32 registers.
ТА	Turnaround time. Two bit times are reserved for read operations to switch the data bus from write to read for read operations. The PHY device presents its register contents in the data phase and drives the bus from the 2 nd bit of the turnaround phase.
Data	16-bit data written to or read from the PHY device.
Idle	Between frames, the MDIO data signal is tri-stated.

4.1.13. Connecting MAC to External PHYs

The MAC function implements a flexible network interface—MII for 10/100-Mbps interfaces, RGMII or GMII for 1000-Mbps interfaces—that you can use in multiple applications. This section provides the guidelines for implementing the following network applications:

- Gigabit Ethernet operation
- Programmable 10/100 Ethernet operation
- Programmable 10/100/1000 Ethernet operation

4.1.13.1. Gigabit Ethernet


You can connect gigabit Ethernet PHYs to the MAC function via GMII or RGMII. On the receive path, connect the 125-MHz clock provided by the PHY device to the MAC clock, rx_clk . On transmit, drive a 125-MHz clock to the PHY GMII or RGMII. Connect a 125-MHz clock source to the MAC transmit clock, tx_clk .

A technology specific clock driver is required to generate a clock centered with the GMII or RGMII data from the MAC. The clock driver can be a PLL, a delay line or a DDR flip-flop.





Figure 21. Gigabit PHY to MAC via GMII




4.1.13.2. Programmable 10/100 Ethernet

Connect 10/100 Ethernet PHYs to the MAC function via MII. On the receive path, connect the 25-MHz (100 Mbps) or 2.5-MHz (10 Mbps) clock provided by the PHY device to the MAC clock, rx_clk . On the transmit path, connect the 25 MHz (100 Mbps) or a 2.5 MHz (10 Mbps) clock provided by the PHY to the MAC clock, tx_clk .



Figure 22. 10/100 PHY Interface



4.1.13.3. Programmable 10/100/1000 Ethernet Operation

Typically, 10/100/1000 Ethernet PHY devices implement a shared interface that you connect to a 10/100-Mbps MAC via MII/RGMII. or to a gigabit MAC via GMII/RGMII.

On the receive path, connect the clock provided by the PHY device (2.5 MHz, 25 MHz, or 125 MHz) to the MAC clock, rx_clk . The PHY interface is connected to both the MII (active PHY signals) and GMII of the MAC function.

On the transmit path, standard programmable PHY devices operating in 10/100 mode generate a 2.5 MHz (10 Mbps) or a 25 MHz (100 Mbps) clock. In gigabit mode, the PHY device expects a 125-MHz clock from the MAC function. Because the MAC function does not generate a clock output, an external clock module is introduced to drive the 125 MHz clock to the MAC function and PHY devices. In 10/100 mode, the clock generated by the MAC to the PHY can be tri-stated.

During transmission, the MAC control signal <code>eth_mode</code> selects either MII or GMII. The MAC function asserts the <code>eth_mode</code> signal when the MAC function operates in gigabit mode, which subsequently drives the MAC GMII to the PHY interface. The <code>eth_mode</code> signal is deasserted when the MAC function operates in 10/100 mode. In this mode, the MAC MII is driven to the PHY interface.



Figure 23. 10/100/1000 PHY Interface via MII/GMII





Figure 24. 10/100/1000 PHY Interface via RGMII





4.2. 1000BASE-X/SGMII PCS With Optional Embedded PMA

The Altera FPGA 1000BASE-X/SGMII PCS function implements the functionality specified by IEEE 802.3 Clause 36. It does not support carrier extension, frame bursting, and low power idle features. The PCS function is accessible via MII (SGMII) or GMII (1000BASE-X/SGMII). The PCS function interfaces to an on- or off-chip SERDES component via the industry standard ten-bit interface (TBI).

You can configure the PCS function to include an embedded physical medium attachment (PMA) with a serial transceiver or LVDS I/O and soft CDR. The PMA interoperates with an external physical medium dependent (PMD) device, which drives the external copper or fiber network. The interconnect between Altera FPGA and PMD devices can be TBI or 1.25 Gbps serial.

The PCS function supports the following external PHYs:

- 1000 BASE-X PHYs as is.
- 10BASE-T, 100BASE-T, and 1000BASE-T PHYs if the PHYs support SGMII.

4.2.1. 1000BASE-X/SGMII PCS Architecture

Figure 25. 1000BASE-X/SGMII PCS






Figure 26. 1000BASE-X/SGMII 2XTBI PCS




Figure 27. 1000BASE-X/SGMII PCS with Embedded PMA







Figure 28. 1000BASE-X/SGMII 2XTBI PCS with Embedded PMA



4.2.2. Transmit Operation

The transmit operation includes frame encapsulation and encoding.

4.2.2.1. Frame Encapsulation

The PCS function replaces the first preamble byte in the MAC frame with the start of frame /S/ symbol. Then, the PCS function encodes the rest of the bytes in the MAC frame with standard 8B/10B encoded characters. After the last FCS byte, the PCS function inserts the end of frame sequence, /T/R/ or /T/R/, depending on the number of characters transmitted. Between frames, the PCS function transmits /I/ symbols.

If the PCS function receives a frame from the MAC function with an error $(gm_tx_err$ asserted during frame transmission), the PCS function encodes the error by inserting a /V/ character.

4.2.2.2. 8b/10b Encoding

The 8B/10B encoder maps 8-bit words to 10-bit symbols to generate a DC balance and ensure disparity of the stream with a maximum run length of 5.

4.2.3. Receive Operation

The receive operation includes comma detection, decoding, de-encapsulation, synchronization, and carrier sense.



4.2.3.1. Comma Detection

The comma detection function searches for the 10-bit encoded comma character, K28.1/K28.5/K28.7, in consecutive samples received from PMA devices. When the K28.1/K28.5/K28.7 comma code group is detected, the PCS function realigns the data stream on a valid 10-bit character boundary. A standard 8b/10b decoder can subsequently decodes the aligned stream.

The comma detection function restarts the search for a valid comma character if the receive synchronization state machine loses the link synchronization.

4.2.3.2. 8b/10b Decoding

The 8b/10b decoder performs the disparity checking to ensure DC balancing and produces a decoded 8-bit stream of data for the frame de-encapsulation function.

4.2.3.3. Frame De-encapsulation

The frame de-encapsulation state machine detects the start of frame when the /I/ /S/ sequence is received and replaces the /S/ with a preamble byte (0x55). It continues decoding the frame bytes and transmits them to the MAC function. The /T/ /R/ or the /T/ /R/ sequence is decoded as an end of frame.

A /V/ character is decoded and sent to the MAC function as frame error. The state machine decodes sequences other than /I/ /I/ (Idle) or /I/ /S/ (Start of Frame) as wrong carrier.

During frame reception, the de-encapsulation state machine checks for invalid characters. When the state machine detects invalid characters, it indicates an error to the MAC function.

4.2.3.4. Synchronization

The link synchronization constantly monitors the decoded data stream and determines if the underlying receive channel is ready for operation. The link synchronization state machine acquires link synchronization if the state machine receives three code groups with comma consecutively without error.

When link synchronization is acquired, the link synchronization state machine counts the number of invalid characters received. The state machine increments an internal error counter for each invalid character received and incorrectly positioned comma character. The internal error counter is decremented when four consecutive valid characters are received. When the counter reaches 4, the link synchronization is lost.

The PCS function drives the led_link signal to 1 when link synchronization is acquired. This signal can be used as a common visual activity check using a board LED.

The PCS function drives the <code>led_panel_link</code> signal to 1 when link synchronization is acquired for the PCS operating in 1000 Base-X without auto negotiation and SGMII mode without auto negotiation.

4.2.3.5. Carrier Sense

The carrier sense state machine detects an activity when the link synchronization is acquired and when the transmit and receive encapsulation or de-encapsulation state machines are not in the idle or error states.



The carrier sense state machine drives the mii_rx_crs and led_crs signals to 1 when it detects an activity. The led_crs signal can be used as a common visual activity check using a board LED.

4.2.3.6. Collision Detection

A collision happens when non-idle frames are received from the PHY and transmitted to the PHY simultaneously. Collisions can be detected only in SGMII and half-duplex mode.

When a collision happens, the collision detection state machine drives the mii_rx_col and led_col signals to 1. You can use the led_col signal as a visual check using a board LED.

4.2.4. Transmit and Receive Latencies

Altera uses the following definitions for the transmit and receive latencies for the PCS function with an embedded PMA:

- Transmit latency is the time the PCS function takes to transmit the first bit on the PMA-PCS interface after the bit was first available on the MAC side interface (MII/ GMII).
- Receive latency is the time the PCS function takes to present the first bit on the MAC side interface (MII/GMII) after the bit was received on the PMA-PCS interface.

Table 33. PCS Transmit and Receive Latency

For GXB, the TX latencies are obtained from $sim:/tb/dut/gmii_tx_d$ or $sim:/tb/dut/mii_tx_d$ (after clkena is asserted) to $sim:/tb/dut/i_tse_pcs_0/tx_frame$. The RX latencies are obtained from $sim:/tb/dut/gmii_rx_d$ or $sim:/tb/dut/gmii_rx_d$ to $sim:/tb/dut/i_tse_pcs_0/tx_frame$.

For LVDS, the TX latencies are obtained from the TX latencies are obtained from $sim:/tb/dut/gmii_tx_d$ or $sim:/tb/dut/mii_tx_d$ (after clkena is asserted) to $sim:/tb/dut/i_tse_pcs_0/tbi_tx_d_muxed$. The RX latencies are obtained from $sim:/tb/dut/gmii_rx_d$ or $sim:/tb/dut/mii_rx_d$ to $sim:/tb/dut/i_tse_pcs_0/tbi_rx_d_lvds$.

For 2XTBI PCS variant, the TX latencies are obtained from $sim:/tb/gmii_tx_d$ to $sim:/tb/tbi2x_tx_d$. The RX latencies are obtained from $sim:/tb/tbi2x_rx_d$ to $sim:/tb/gmii_rx_d$.

For 2XTBI PCS with GXB variant, the TX latencies are obtained from $sim:/tb/dut/eth_tse_0_testbench/i_tse_pcs_0/gmii_tx_d$ to $sim:/tb/dut/eth_tse_0_testbench/i_tse_pcs_0/tbi2x_tx_d$. The RX latencies are obtained from $sim:/tb/dut/eth_tse_0_testbench/i_tse_pcs_0/tbi2x_rx_d$ to $sim:/tb/dut/eth_tse_0_testbench/i_tse_pcs_0/gmii_rx_d$.

PCS Configuration	Latency (ns)	
	Transmit	Receive
Stratix IV		·
10 Mbps SGMII PCS with GXB	3456	1454.85
100 Mbps SGMII PCS with GXB	376	214.8
1000 Mbps SGMII PCS with GXB	104	142.8
1000BASE-X with GXB	8	48
10 Mbps SGMII PCS with LVDS I/O	3064	1720
		continued





PCS Configuration	Latency (ns)		
	Transmit	Receive	
100 Mbps SGMII PCS with LVDS I/O	384	280	
1000 Mbps SGMII PCS with LVDS I/O	136	192	
1000BASE-X PCS with LVDS I/O	40	96	
Arria 10	-	1	
10 Mbps SGMII PCS with GXB	3600	1867.65	
100 Mbps SGMII PCS with GXB	360	187.65	
1000 Mbps SGMII PCS with GXB	104	139.65	
1000BASE-X with GXB	8	48	
10 Mbps SGMII PCS with LVDS I/O	3208	1176	
100 Mbps SGMII PCS with LVDS I/O	368	256	
1000 Mbps SGMII PCS with LVDS I/O	136	192	
1000BASE-X PCS with LVDS I/O	40	96	
Cyclone 10 GX		-	
10 Mbps SGMII PCS with GXB	3600	1867.65	
100 Mbps SGMII PCS with GXB	360	187.65	
1000 Mbps SGMII PCS with GXB	104	139.65	
1000BASE-X with GXB	8	48	
10 Mbps SGMII PCS with LVDS I/O	3208	1176	
100 Mbps SGMII PCS with LVDS I/O	368	256	
1000 Mbps SGMII PCS with LVDS I/O	136	192	
1000BASE-X PCS with LVDS I/O	40	96	
Stratix 10		•	
10 Mbps SGMII PCS with LVDS I/O	3336	1840	
100 Mbps SGMII PCS with LVDS I/O	456	280	
1000 Mbps SGMII PCS with LVDS I/O	112	208	
1000BASE-X PCS with LVDS I/O with no Enable SGMII	40	104	
Stratix 10 E-Tile		•	
10 Mbps SGMII 2XTBI PCS	4872	6328	
100 Mbps SGMII 2XTBI PCS	752	968	
1000 Mbps SGMII 2XTBI PCS	300	416	
1000BASE-X 2XTBI PCS without enabling SGMII	300	416	
10 Mbps SGMII 2XTBI PCS with GXB	6466.401	6160.280	
100 Mbps SGMII 2XTBI PCS with GXB	906.401	880.272	
1000 Mbps SGMII 2XTBI PCS with GXB	306.401	424.281	
1000BASE-X 2XTBI PCS with GXB without enabling SGMII	306.401	424.281	
	<u>'</u>	continued	



PCS Configuration	Latency (ns)	
	Transmit	Receive
Agilex 7		
10 Mbps SGMII PCS with LVDS I/O	2512	2512
100 Mbps SGMII PCS with LVDS I/O	352	232
1000 Mbps SGMII PCS with LVDS I/O	116	192
1000BASE-X PCS with LVDS I/O without enabling SGMII	44	88
10 Mbps SGMII 2XTBI PCS	4872	6328
100 Mbps SGMII 2XTBI PCS	752	968
1000 Mbps SGMII 2XTBI PCS	300	416
1000BASE-X 2XTBI PCS without enabling SGMII	300	416
Agilex 7 E-Tile	•	
10 Mbps SGMII 2XTBI PCS with GXB	6466.401	6160.280
100 Mbps SGMII 2XTBI PCS with GXB	906.401	880.272
1000 Mbps SGMII 2XTBI PCS with GXB	306.401	424.281
1000BASE-X 2XTBI PCS with GXB without enabling SGMII	306.401	424.281

4.2.5. GMII Converter

- The GMII transmit converter converts the GMII (1000 Mbps)/MII (10/100 Mbps) datapath to 16 bit GMII data.
- The GMII receive converter converts the 16 bit GMII data to GMII (1000 Mbps)/MII (10/100 Mbps).

4.2.6. SGMII Converter

You can configure the PCS layer to use SGMII mode or 1000BASE-X mode. To configure to SGMII mode, enable the SGMII converter by setting the $\mathtt{SGMII_ENA}$ bit in the $\mathtt{if_mode}$ register to 1. When enabled and the $\mathtt{USE_SGMII_AN}$ bit in the $\mathtt{if_mode}$ register is set to 1, the SGMII converter is automatically configured with the capabilities advertised by the PHY. Otherwise, Altera recommends that you configure the SGMII converter with the $\mathtt{SGMII_SPEED}$ bits in the $\mathtt{if_mode}$ register.

In 1000BASE-X mode, the PCS function always operates in gigabit mode and data duplication is disabled.

4.2.6.1. Transmit

In gigabit mode, the PCS and MAC functions must operate at the same rate. The transmit converter transmits each byte from the MAC function once to the PCS function.

In 100 Mbps mode, the transmit converter replicates each byte received by the PCS function 10 times. In 10 Mbps mode, the transmit converter replicates each byte transmitted from the MAC function to the PCS function 100 times.





4.2.6.2. Receive

In gigabit mode, the PCS and MAC functions must operate at the same rate. The receive converter transmits each byte from the PCS function once to the MAC function.

In 100 Mbps mode, the receive converter transmits one byte out of 10 bytes received from the PCS function to the MAC function. In 10 Mbps mode, the receive converter transmits one byte out of 100 bytes received from the PCS function to the MAC function.

4.2.7. Auto-Negotiation

Auto-negotiation is an optional function that can be started when link synchronization is acquired during system start up. To start auto-negotiation automatically, set the AUTO_NEGOTIATION_ENABLE bit in the PCS control register to 1. During auto-negotiation, the PCS function advertises its device features and exchanges them with a link partner device.

If the SGMII_ENA bit in the if_mode register is set to 0, the PCS function operates in 1000BASE-X. Otherwise, the operating mode is SGMII. The following sections describe the auto-negotiation process for each operating mode.

When simulating your design, you can disable auto-negotiation to reduce the simulation time. If you enable auto-negotiation in your design, set the <code>link_timer</code> time to a smaller value to reduce the auto-negotiation link timer in the simulation.

Related Information

PCS Configuration Register Space on page 96

4.2.7.1. 1000BASE-X Auto-Negotiation

When link synchronization is acquired, the PCS function starts sending a /C/ sequence (configuration sequence) to the link partner device with the advertised register set to 0x00. The sequence is sent for a time specified in the PCS $link_timer$ register mapped in the PCS register space.

When the link_timer time expires, the PCS dev_ability register is advertised, with the ACK bit set to 0 for the link partner. The auto-negotiation state machine checks for three consecutive /C/ sequences received from the link partner.

The auto-negotiation state machine then sets the ACK bit to 1 in the advertised $dev_ability$ register and checks if three consecutive /C/ sequences are received from the link partner with the ACK bit set to 1.


Auto-negotiation waits for the value configured in the link_timer register to ensure no more consecutive /C/sequences are received from the link partner. The auto-negotiation is successfully completed when three consecutive idle sequences are received after the link timer expires.

After auto-negotiation completes successfully, the user software reads both the dev_ability and partner_ability register and proceed to resolve priority for duplex mode and pause mode. If the design contains a MAC and PCS, the user software configures the MAC with a proper resolved pause mode by setting the



PAUSE_IGNORE bit in command_config register. To disable pause frame generation based on the receive FIFO buffer level, you should set the rx_section_empty register accordingly.

Figure 29. Auto-Negotiation Activity (Simplified)



Once auto-negotiation completes successfully, the ability advertised by the link partner device is available in the partner_ability register and the AUTO_NEGOTIATION_COMPLETE bit in the status register is set to 1.




The PCS function restarts auto-negotiation when link synchronization is lost and reacquired, or when you set the RESTART_AUTO_NEGOTIATION bit in the PCS control register to 1.

4.2.7.2. SGMII Auto-Negotiation

In SGMII mode, the capabilities of the PHY device are advertised and exchanged with a link partner PHY device.

Possible application of SGMII auto-negotiation in MAC mode and PHY mode.

Figure 30. SGMII Auto-Negotiation in MAC Mode and PHY Mode




If the SGMII_ENA and USE_SGMII_AN bits in the if_mode register are 1, the PCS function is automatically configured with the capabilities advertised by the PHY device once the auto-negotiation completes.

If the SGMII_ENA bit is 1 and the USE_SGMII_AN bit is 0, the PCS function can be configured with the SGMII SPEED and SGMII DUPLEX bits in the if mode register.

If the SGMII_ENA bit is 1 and the SGMII_AN_MODE bit is 1 (SGMII PHY Mode autonegotiation is enabled) the speed and duplex mode resolution will be resolved based on the value that you set in the dev_ability register once auto negotiation is done. You should use set to the PHY mode if you want to advertise the link speed and duplex mode to the link partner.



Figure 31. SGMII Auto-Negotiation Activity



For more information, refer to CISCO Serial-GMII Specifications.

Note:

- 1. When two instances of Triple-Speed Ethernet IP with SGMII mode enabled, one instance should be set as PHY mode and the other should be set as MAC mode.
- 2. The IEEE 802.3 standard does not define a way to turn off auto-negotiation for Gigabit speed. Therefore, auto-negotiation is mandatory for 1000 Mbps operation.




4.2.8. Ten-bit Interface

In PCS variations without embedded PMA, the PCS function implements a TBI to an external SERDES.


On transmit, the SERDES must serialize $tbi_tx_d[0]$, the least significant bit of the TBI output bus first and $tbi_tx_d[9]$, the most significant bit of the TBI output bus last to ensure the remote node receives the data correctly, as illustrated in the following figure.

Figure 32. SERDES Serialization Overview



On receive, the SERDES must serialize the TBI least significant bit first and the TBI most significant bit last, as illustrated in the following figure.

Figure 33. SERDES De-Serialization Overview




4.2.9. PHY Loopback

In PCS variations with embedded PMA targeting devices with GX transceivers, you can enable loopback on the serial interface to test the PCS and embedded PMA functions in isolation of the PMD. To enable loopback, set the $sd_{loopback}$ bit in the PCS control register to 1.

The serial loopback option is not supported in Cyclone IV devices with GX transceiver.



Figure 34. Serial Loopback




4.2.10. PHY Power-Down

Power-down is controlled by the POWERDOWN bit in the PCS control register. When the system management agent enables power-down, the PCS function drives the powerdown signal, which can be used to control a technology specific circuit to switch off the PCS function clocks to reduce the application activity.

When the PHY is in power-down state, the PCS function is in reset and any activities on the GMII transmit and the TBI receive interfaces are ignored. The management interface remains active and responds to management transactions from the MAC layer device.

Figure 35. Power-Down



4.2.10.1. Power-Down in PCS Variations with Embedded PMA


In PCS variations with embedded PMA targeting devices with GX transceivers, the power-down signal is internally connected to the power-down of the GX transceiver. In these devices, the power-down functionality is shared across quad-port transceiver blocks. Ethernet designs must share a common <code>gxb_pwrdn_in</code> signal to use the same quad-port transceiver block.

For designs targeting devices other than Stratix V, you can export the power-down signals to implement your own power-down logic to efficiently use the transceivers within a particular transceiver quad. Turn on the **Export transceiver powerdown signal** parameter to export the signals.





Figure 36. Power-Down with Export Transceiver Power-Down Signal




4.2.11. 1000BASE-X/SGMII PCS Reset

A hardware reset resets all logic synchronized to the respective clock domains whereas a software reset only resets the PCS state machines, comma detection function, and 8B10B encoder and decoder. To trigger a hardware reset on the PCS, assert the respective reset signals: $reset_reg_clk$, $reset_tx_clk$, and $reset_rx_clk$. To trigger a software reset, set the RESET bit in the control register to 1.

In PCS variations with embedded PMA, assert the respective reset signals or the power-down signal to trigger a hardware reset. You must assert the reset signal subsequent to asserting the reset_rx_clk, reset_tx_clk, or gxb_pwrdn_in signal. The reset sequence is also initiated when the active-low rx_freqlocked signal goes low.

Figure 37. Reset Distribution in PCS with Embedded PMA




For more information about the $rx_freqlocked$ signal and transceiver reset, refer to the transceiver user guide of the respective device family.

Assert the reset or gxb_pwrdn_in signals to perform a hardware reset on MAC with PCS and embedded PMA variation.

Note: You must assert the reset signal for at least three clock cycles.



Figure 38. Reset Distribution in MAC with PCS and Embedded PMA



4.3. Precision Time Protocol

The Altera IEEE 1588v2 provides a timestamp for receiving and transmitting frames in the Triple-Speed Ethernet Intel FPGA IP designs. This feature consists of Precision Time Protocol (PTP). PTP is a layer-3 protocol that accurately synchronizes all real time-of-day clocks in a network to a master clock.

4.3.1. IEEE 1588v2 Supported Configurations

The Triple-Speed Ethernet Intel FPGA IP supports the IEEE 1588v2 feature only in the following configurations:

- 10/100/1000-Mbps MAC with 1000BASE-X/SGMII PCS and embedded serial PMA without FIFO buffer in full-duplex mode
- 10/100/1000-Mbps MAC with 1000BASE-X/SGMII PCS and embedded LVDS I/O without FIFO buffer in full-duplex mode
- 10/100/1000-Mbps MAC without FIFO buffer in full-duplex mode
- 10/100/1000-Mbps Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS without FIFO buffer in full-duplex mode



4.3.2. IEEE 1588v2 Features

- Supports 4 types of PTP clock on the transmit datapath:
 - Master and slave ordinary clock
 - Master and slave boundary clock
 - End-to-end (E2E) transparent clock
 - Peer-to-peer (P2P) transparent clock
- Supports PTP message types:
 - PTP event messages—Sync, Delay_Req, Pdelay_Req, and Pdelay_Resp.
 - PTP general messages—Follow_Up, Delay_Resp, Pdelay_Resp_Follow_Up, Announce, Management, and Signaling.
- Supports simultaneous 1-step and 2-step clock synchronizations on the transmit datapath.
 - 1-step clock synchronization—The MAC function inserts accurate timestamp in Sync PTP message or updates the correction field with residence time.
 - 2-step clock synchronization—The MAC function provides accurate timestamp and the related fingerprint for all PTP message.
- Supports the following PHY operating speed accuracy:
 - random error:
 - 10Mbps—NA
 - 100Mbps—timestamp accuracy of ± 5 ns
 - 1000Mbps—timestamp accuracy of ± 2 ns
 - static error—timestamp accuracy of ± 3 ns
- Supports IEEE 802.3, UDP/IPv4, and UDP/IPv6 transfer protocols for the PTP frames.
- Supports untagged, VLAN tagged, Stacked VLAN Tagged PTP frames, and any number of MPLS labels.
- Supports configurable register for timestamp correction on both transmit and receive datapaths.
- Supports Time-of-Day (ToD) clock that provides a stream of 64-bit and 96-bit timestamps.

Related Information


AN 739: Altera 1588 System Solution



4.3.3. IEEE 1588v2 Architecture

Figure 39. Overview of the IEEE 1588v2 Feature

This figure shows only the datapaths related to the IEEE 1588v2 feature.



4.3.4. IEEE 1588v2 Transmit Datapath

The IEEE 1588v2 feature supports 1-step and 2-step clock synchronizations on the transmit datapath.

- For 1-step clock synchronization:
 - Timestamp insertion depends on the PTP device and message type.
 - The MAC function inserts a timestamp in the Sync PTP message if the PTP clock operates as ordinary or boundary clock.
 - Depending on the PTP device and message type, the MAC function updates the
 residence time in the correction field of the PTP frame when the client asserts
 tx_etstamp_ins_ctrl_residence_time_update. The residence time is
 the difference between the egress and ingress timestamps.
 - For PTP frames encapsulated using the UDP/IPv6 protocol, the MAC function performs UDP checksum correction using extended bytes in the PTP frame.
 - The MAC function re-computes and re-inserts CRC-32 into the PTP frames after each timestamp or correction field insertion.
- For 2-step clock synchronization, the MAC function returns the timestamp and the associated fingerprint for all transmit frames when the client asserts tx egress timestamp request valid.





Table 34. Timestamp and Correction Insertion for 1-Step Clock Synchronization

This table summarizes the timestamp and correction field insertions for various PTP messages in different PTP clocks.

PTP Message	Ordinary Clock		Bounda	Boundary Clock		E2E Transparent Clock		P2P Transparent Clock	
	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correct ion	
Sync	Yes ⁽¹¹⁾	No	Yes ⁽¹¹⁾	No	No	Yes ⁽¹²⁾	No	Yes ⁽¹²⁾	
Delay_Req	No	No	No	No	No	Yes ⁽¹²⁾	No	No	
Pdelay_Req	No	No	No	No	No	Yes ⁽¹²⁾	No	No	
Pdelay_Resp	No	Yes (11)(12)	No	Yes (11)(12)	No	Yes ⁽¹²⁾	No	Yes ⁽¹¹⁾ ₍₁₂₎	
Delay_Resp	No	No	No	No	No	No	No	No	
Follow_Up	No	No	No	No	No	No	No	No	
Pdelay_Resp_F ollow_Up	No	No	No	No	No	No	No	No	
Announce	No	No	No	No	No	No	No	No	
Signaling	No	No	No	No	No	No	No	No	
Management	No	No	No	No	No	No	No	No	

4.3.5. IEEE 1588v2 Receive Datapath

In the receive datapath, the IEEE 1588v2 feature provides a timestamp for all receive frames. The timestamp is aligned with the avalon_st_rx_startofpacket signal.

4.3.6. IEEE 1588v2 Frame Format

The MAC, with the IEEE 1588v2 feature, supports PTP frame transfer for the following transport protocols:

- IEEE 802.3
- UDP/IPv4
- UDP/IPv6

⁽¹²⁾ Applicable when you assert tx_ingress_timestamp_request_valid.



⁽¹¹⁾ Applicable only when 2-step flag in flagField of the PTP frame is 0.



4.3.6.1. PTP Frame in IEEE 802.3

Figure 40. PTP Frame in IEEE 802.3

6 Octets	Destination Address	
6 Octets	Source Address	MAC Header
2 Octets	Length/Type = 0x88F7 ⁽¹⁾	
1 Octet	transportSpecific messageType	
1 Octet	reserved versionPTP	
2 Octets	messageLength	
1 Octet	domainNumber	
1 Octet	reserved	
2 Octets	flagField	PTP Header
8 Octets	correctionField	
4 Octets	reserved	
10 Octets	SourcePortIdentify	
2 Octets	sequenceld	
1 Octet	controlField	
1 Octet	logMessageInterval	
10 Octets	TimeStamp	
01500/9600 Octets	Payload	
4 Octets	CRC	

Note:


1. For frames with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

4.3.6.2. PTP Frame over UDP/IPv4

Checksum calculation is optional for the UDP/IPv4 protocol. The 1588v2~Tx logic should set the checksum to zero.



Figure 41. PTP Frame over UDP/IPv4



Note:


1. For frames with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

4.3.6.3. PTP Frame over UDP/IPv6

Checksum calculation is mandatory for the UDP/IPv6 protocol. You must extend 2 bytes at the end of the UDP payload of the PTP frame. The MAC function modifies the extended bytes to ensure that the UDP checksum remains uncompromised.



Figure 42. PTP Frame over UDP/IPv6



Note

1. For frames with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

4.4. Deterministic Latency


The Deterministic Latency (DL) term used across this document refers to the ability to precisely determine the delay between the elastic FIFO (EFIFO) and the PMA pins.





The deterministic latency measurement methodology is introduced for Stratix 10 E-Tile devices. It is based on the concept of measuring the time when a given word is at the interface to the PMA and when that same word is at the FPGA core. The difference in time between these two events, when added to the PMA propagation delay, determines the total latency between the FPGA core and the serial pins. Such a calculation intrinsically includes all delays due to intermediate logic, FIFOs, and all other effects.

Figure 43. Deterministic Latency High Level Block Diagram



Even though this measurement is applicable for E-Tile devices, Triple-Speed Ethernet only supports this feature for the 10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2xTBI PCS and without internal FIFO enabled IP variant using Stratix 10 E-Tile devices, running at 1G speed. You must turn on **Enable timestamping** and **Enable deterministic latency** for E-Tile device options to enable the DL feature.

Table 35. Deterministic Latency Parameter Description for Triple-Speed Ethernet

This table shows parameter description for the deterministic latency measurement for Triple-Speed Ethernet use case.

Item	Value	Description
sampling_clk period	4.375 ns	Period for sampling clock (i_dl_sampling_clk) of 228.571429 MHz.
UI period	0.8 ns	Period for unit interval.
parallel_clk	20 UI	Period for 1 parallel clock cycle.
tx_delay (TxDL)	Read from EFIFO-DL register 0xE2[20:0]	TX delay value in sampling_clk cycles, fixed point format Q13.8. Bit [20:8] is integer, bit [7:0] is fractional number. For example, tx_delay = 0x27F4, Bit [20:8] = 0x27 = 39 Bit [7:0] = 0xF4 = 0.953125 Hence, tx_delay = 39.953125 clock cycles.
rx_delay(RxDL)	Read from EFIFO-DL register 0xE3[20:0]	RX delay value in the sampling_clk cycles, fixed point format Q13.8. Bit [20:8] is integer, bit [7:0] is fractional number. For example, rx_delay = 0x27F4, Bit [20:8] = 0x27 = 39 Bit [7:0] = 0xF4 = 0.953125 Hence, tx_delay = 39.953125 clock cycles.



Table 36. Deterministic Latency Measurement for Triple-Speed Ethernet

This table shows the TX and RX latency calculations for the 1G variant.

Variant	TX Latency (ns)	RX Latency (ns)
1G	TxDL * (sampling_clock period in ns)/(2^8) + (225 * UI period in ns)	RxDL * (sampling_clock period in ns)/(2^8) + (-45) * (UI period in ns)

Note:

- Read TX/RX DL values from DL soft registers 0xE2 and 0xE3 respectively and calculate TX/RX latency based on Deterministic Latency Measurement for Triple-Speed Ethernet.
- 2. Convert the TX and RX latency to 16 bits nanosecond and 16 bits fractional nanosecond format by multiplying them by 2^{16} or 65536.
- 3. Program the calculated 16 bits values to Triple-Speed Ethernet register.
 - a. Program lower 16 bits TX latency values to TSE MAC register 0xD1, which is the TX fns value.
 - b. Program upper 16 bits TX latency values to TSE MAC register 0xD2, which is the TX ns value.
 - Program lower 16 bits RX latency values to TSE MAC register 0xD4, which is the RX fns value.
 - d. Program upper 16 bits RX latency values to TSE MAC register 0xD5, which is the RX ns value.

Related Information

Deterministic Latency (Dword Offset 0xE1- 0xE3) on page 95





5. Configuration Register Space

5.1. MAC Configuration Register Space

Use the registers to configure the different aspects of the MAC function and retrieve its status and statistics counters.

In multiport MACs, a contiguous register space is allocated for all ports and accessed via the Avalon memory-mapped control interface. For example, if the register space base address for the first port is 0x00, the base address for the next port is 0x100 and so forth. The registers that are shared among the instances occupy the register space of the first port. Updating these registers in the register space of other ports has no effect on the configuration.

Note:

If you select **10/100/1000Mb Ethernet MAC** variant and deselect **Use clock enable for MAC** in the parameter editor of the Triple-Speed Ethernet Intel FPGA IP, the CSR access latency will be dependent on the datapath clock frequency.

Table 37. Overview of MAC Register Space

Dword Offset	Section	Description
0x00 - 0x17	Base Configuration	Base registers to configure the MAC function. At the minimum, you must configure the following functions:
		Primary MAC address (mac_0/mac_1)
		Enable transmit and receive paths (TX_ENA and RX_ENA bits in the command_config register)
		The following registers are shared among all instances of a multiport MAC:
		• rev
		• scratch
		• frm_length
		pause_quant
		• mdio_addr0 and mdio_addr1
		• tx_ipg_length
		For more information about the base configuration registers, refer to Base Configuration Registers (Dword Offset $0x00 - 0x17$).
0x18 - 0x38	Statistics Counters	Counters collecting traffic statistics. For more information about the statistics counters, refer to Statistics Counters (Dword Offset 0x18 – 0x38).
0x3A	Transmit Command	Transmit and receive datapaths control register. For more information about
0x3B	Receive Command	these registers, see Transmit and Receive Command Registers (Dword Offset 0x3A – 0x3B).
0x3C - 0x3E	Extended Statistics Counters	Upper 32 bits of selected statistics counters. These registers are used if you turn on the option to use extended statistics counters. For more information about these counters, refer to Statistics Counters (Dword Offset 0x18 – 0x38).
0x3F	Reserved (13)	Unused.
		continued

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



Dword Offset	Section	Description
0x40 - 0x7F	Multicast Hash Table	64-entry write-only hash table to resolve multicast addresses. Only bit 0 in each entry is significant. When you write a 1 to a dword offset in the hash table, the MAC accepts all multicast MAC addresses that hash to the value of the address (bits 5:0). Otherwise, the MAC rejects the multicast address. This table is cleared during reset. Hashing is not supported in 10/100 and 1000 Mbps small MAC variations.
0x80 - 0x9F	MDIO Space 0 or PCS Function Configuration	MDIO Space 0 and MDIO Space 1 map to registers 0 to 31 of the PHY devices whose addresses are configured in the mdio_addr0 and mdio_addr1 registers respectively. For example, register 0 of PHY device 0 maps to dword offset 0x80, register 1 maps to dword offset 0x81 and so forth.
0xA0 - 0xBF	MDIO Space 1	Reading or writing to MDIO Space 0 or MDIO Space 1 immediately triggers a corresponding MDIO transaction to read or write the PHY register. Only bits [15:0] of each register are significant. Write 0 to bits [31:16] and ignore them on reads. If your variation does not include the PCS function, you can use MDIO Space 0 and MDIO Space 1 to map to two PHY devices. If your MAC variation includes the PCS function, the PCS function is always device 0 and its configuration registers (PCS Configuration Register Space) occupy MDIO Space 0. You can use MDIO Space 1 to map to a PHY device.
0xC0 - 0xC7	Supplementary Address	Supplementary unicast addresses. For more information about these addresses, refer to Supplementary Address (Dword Offset 0xC0 – 0xC7).
0xC8 - 0xCF	Reserved (13)	Unused.
0xD0 - 0xD6	IEEE 1588v2 Feature	Registers to configure the IEEE 1588v2 feature. For more information about these registers, refer to IEEE 1588v2 Feature (Dword Offset 0xD0 – 0xD6).
0xD7 - 0xE0	Reserved (13)	Unused.
0xE1 - 0xE3	Deterministic Latency	Configuration and status registers to retrieve the status and access the latency values returned by the deterministic latency module. For more information about these registers, refer to Deterministic Latency (Dword Offset 0xE1-0xE3).

5.1.1. Base Configuration Registers (Dword Offset 0x00 - 0x17)

The following table lists the base registers you can use to configure the MAC function. A software reset does not reset these registers except the first two bits (TX_ENA and $RX_ENA = 0$) in the command_config register.

Table 38. Base Configuration Register Map

Dword Offset	Name	R/W	Description	HW Reset
0x00	rev	RO	Bits[15:0]—Set to the current version of the IP. Bits[31:16]—Customer specific revision, specified by the CUST_VERSION parameter defined in the top-level file generated for the instance of the IP. These bits are set to 0 during the configuration of the IP.	<ip version number></ip
0x01	scratch (14)	RW	Scratch register. Provides a memory location for you to test the device memory operation.	0

⁽¹³⁾ Altera recommends that you set all bits in the reserved registers to 0 and ignore them on reads.

 $^{^{(14)}}$ Register is not available in 10/100 Mbps and 1000 Mbps small MAC variations.





Dword Offset	Name	R/W	Description	HW Reset
0x02	command_config	RW	MAC configuration register. Use this register to control and configure the MAC function. The MAC function starts operation as soon as the transmit and receive enable bits in this register are turned on. Altera, therefore, recommends that you configure this register last. See Command_Config Register (Dword Offset 0x02) on	0
			page 87 for the bit description.	
0x03	mac_0	RW	6-byte MAC primary address. The first four most significant bytes of the MAC address occupy mag 0 in reverse order.	0
0x04	mac_1	RW	The last two bytes of the MAC address occupy the two least significant bytes of mac_1 in reverse order. For example, if the MAC address is 00-1C-23-17-4A-CB, the	0
			following assignments are made: mac_0 = 0x17231c00	
			mac_1 = 0x0000CB4a	
			Ensure that you configure these registers with a valid MAC address if you disable the promiscuous mode (PROMIS_EN bit in command_config = 0).	
0x05	frm_length	RW/ RO	Bits[15:0]—16-bit maximum frame length in bytes. The IP checks the length of receive frames against this value. Typical value is 1518. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the maximum frame length is fixed to 1518.	1518
			Bits[31:16]—unused.	
0x06	pause_quant	RW	Bits[15:0]—16-bit pause quanta. Use this register to specify the pause quanta to be sent to remote devices when the local device is congested. The IP sets the pause quanta (P1, P2) field in pause frames to the value of this register. The 10/100 Mbps and 1000 Mbps small MAC variations do not support flow control. Bits[31:16]—unused.	0
0x07	rx_section_empt y	RW/ RO	Variable-length section-empty threshold of the receive FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. This threshold is typically set to (FIFO Depth – 16). Set this threshold to a value that is below the rx_almost_full threshold and above the rx_section_full or rx_almost_empty threshold. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of (FIFO Depth – 16).	0
0x08	rx_section_full	RW/ RO	Variable-length section-full threshold of the receive FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. For cut-through mode, this threshold is typically set to 16. Set this threshold to a value that is above the rx_almost_empty threshold. For store-and-forward mode, set this threshold to 0. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 16.	0
0x09	tx_section_empt Y	RW/ RO	Variable-length section-empty threshold of the transmit FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. This threshold is typically set to (FIFO Depth – 16).	0





Dword Offset	Name	R/W	Description	HW Reset
			Set this threshold to a value below the rx_almost_full threshold and above the rx_section_full or rx_almost_empty threshold. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of (FIFO Depth - 16).	
0x0A	tx_section_full	RW/ RO	Variable-length section-full threshold of the transmit FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. For cut-through mode, this threshold is typically set to 16. Set this threshold to a value above the tx_almost_empty threshold. For store-and-forward mode, set this threshold to 0. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 16.	0
0x0B	rx_almost_empty	RW/ RO	Variable-length almost-empty threshold of the receive FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. Due to internal pipeline latency, you must set this threshold to a value greater than 3. This threshold is typically set to 8. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 8.	0
0x0C	rx_almost_full	RW/ RO	Variable-length almost-full threshold of the receive FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. Due to internal pipeline latency, you must set this threshold to a value greater than 3. This threshold is typically set to 8. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 8.	0
0x0D	tx_almost_empty	RW/ RO	Variable-length almost-empty threshold of the transmit FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. Due to internal pipeline latency, you must set this threshold to a value greater than 3. This threshold is typically set to 8. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 8.	0
0×0E	tx_almost_full	RW/ RO	Variable-length almost-full threshold of the transmit FIFO buffer. Use the depth of your FIFO buffer to determine this threshold. You must set this register to a value greater than or equal to 3. A value of 3 indicates 0 ready latency; a value of 4 indicates 1 ready latency, and so forth. Because the maximum ready latency on the Avalon streaming interface is 8, you can only set this register to a maximum value of 11. This threshold is typically set to 3. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 3.	0 ontinued






Dword Offset	Name	R/W	Description	HW Reset
0x0F	mdio_addr0	RW	Bits[4:0]—5-bit PHY address. Set these registers to the addresses of any connected PHY devices you want to	0
0x10	mdio_addr1	RW	access. The mdio_addr0 and mdio_addr1 registers contain the addresses of the PHY whose registers are mapped to MDIO Space 0 and MDIO Space 1 respectively. • Bits[31:5]—unused. Set to read-only value of 0.	1
0x11	holdoff_quant	RW	Bit[15:0]—16-bit holdoff quanta. When you enable the flow control, use this register to specify the gap between consecutive XOFF requests. Bits[31:16]—unused.	0xFFFF
0x12 - 0x16	Reserved	_	-	0
0x17	tx_ipg_length	RW	Bits[4:0]—minimum IPG. Valid values are between 8 and 26 byte-times. If this register is set to an invalid value, the MAC still maintains a typical minimum IPG value of 12 bytes between packets, although a read back to the register reflects the invalid value written. In the 10/100 Mbps and 1000 Mbps small MAC variations, this register is RO and the register is set to a fixed value of 12. Bits[31:5]—unused. Set to read-only value 0.	0

5.1.1.1. Command_Config Register (Dword Offset 0x02)

Figure 44. Command_Config Register Fields



At the minimum, you must configure the $\mathtt{TX_ENA}$ and $\mathtt{RX_ENA}$ bits to 1 to start the MAC operations. When configuring the $\mathtt{command_config}$ register, Altera recommends that you configure the $\mathtt{TX_ENA}$ and $\mathtt{RX_ENA}$ bits the last because the MAC immediately starts its operations once these bits are set to 1.

Table 39. Command_Config Register Field Descriptions

Bit(s)	Name	R/W	Description	HW Reset
0	TX_ENA	RW	Transmit enable. Set this bit to 1 to enable the transmit datapath. The MAC clears this bit following a hardware or software reset. See the SW_RESET bit description.	0
1	RX_ENA	RW	Receive enable. Set this bit to 1 to enable the receive datapath. The MAC clears this bit following a hardware or software reset. See the SW_RESET bit description.	0
				continued





Bit(s)	Name	R/W	Description	HW Reset
2	XON_GEN	RW	Pause frame generation. When you set this bit to 1, the MAC generates a pause frame with a pause quanta of 0, independent of the status of the receive FIFO buffer.	0
3	ETH_SPEED	RW	Ethernet speed control. Set this bit to 1 to enable gigabit Ethernet operation. The set_1000 signal is masked and does not affect the operation. If you set this bit to 0, gigabit Ethernet operation is enabled only if the set_1000 signal is asserted. Otherwise, the MAC operates in 10/100 Mbps Ethernet mode. When the MAC operates in gigabit mode, the eth_mode signal is asserted. This bit is not available in the small MAC variation.	0
4	PROMIS_EN	RW	Promiscuous enable. Set this bit to 1 to enable promiscuous mode. In this mode, the MAC receives all frames without address filtering.	0
5	PAD_EN	RW	Padding removal on receive. Set this bit to 1 to remove padding from receive frames before the MAC forwards the frames to the user application. This bit has no effect on transmit frames. This bit is not available in the small MAC variation.	0
6	CRC_FWD	RW	 CRC forwarding on receive. Set this bit to 1 to forward the CRC field to the user application. Set this bit to 0 to remove the CRC field from receive frames before the MAC forwards the frame to the user application. The MAC ignores this bit when it receives a padded frame and the PAD_EN bit is 1. In this case, the MAC checks the CRC field and removes the checksum and padding from the frame before forwarding the frame to the user application. 	0
7	PAUSE_FWD	RW	Pause frame forwarding on receive. Set this bit to 1 to forward receive pause frames to the user application. Set this bit to 0 to terminate and discard receive pause frames.	0
8	PAUSE_IGNORE	RW	Pause frame processing on receive. Set this bit to 1 to ignore receive pause frames. Set this bit to 0 to process receive pause frames. The MAC suspends transmission for an amount of time specified by the pause quanta.	0
9	TX_ADDR_INS	RW	MAC address on transmit. Set this bit to 1 to overwrite the source MAC address in transmit frames received from the user application with the MAC primary or supplementary address configured in the registers. The TX_ADDR_SEL bit determines the address selection. Set this bit to 0 to retain the source MAC address in transmit frames received from the user application.	0
10	HD_ENA	RW	Half-duplex enable. Set this bit to 1 to enable half-duplex. Set this bit to 0 to enable full-duplex. The MAC ignores this bit if you set the ETH_SPEED bit to 1.	0
				continued





Bit(s)	Name	R/W	Description	HW Reset
11	EXCESS_COL	RO	Excessive collision condition. The MAC sets this bit to 1 when it discards a frame after detecting a collision on 16 consecutive frame retransmissions. The MAC clears this bit following a hardware or software reset. See the SW_RESET bit description.	0
12	LATE_COL	RO	Late collision condition. The MAC sets this bit to 1 when it detects a collision after transmitting 64 bytes and discards the frame. The MAC clears this bit following a hardware or software reset. See the SW_RESET bit description.	0
13	SW_RESET	RW	Software reset. Set this bit to 1 to trigger a software reset. The MAC clears this bit when it completes the software reset sequence. When software reset is triggered, the MAC completes the current transmission or reception, and subsequently disables the transmit and receive logic, flushes the receive FIFO buffer, and resets the statistics counters.	0
14	MHASH_SEL	RW	Hash-code mode selection for multicast address resolution. Set this bit to 0 to generate the hash code from the full 48-bit destination address. Set this bit to 1 to generate the hash code from the lower 24 bits of the destination MAC address.	0
15	LOOP_ENA	RW	Local loopback enable. Set this bit to 1 to enable local loopback on the RGMII/GMII/MII of the MAC. The MAC sends transmit frames back to the receive path. This bit is not available in the small MAC variation.	0
16 - 18	TX_ADDR_SEL[2: 0]	RW	Source MAC address selection on transmit. If you set the TX_ADDR_INS bit to 1, the value of these bits determines the MAC address the MAC selects to overwrite the source MAC address in frames received from the user application. • 000 = primary address configured in the mac_0 and mac_1 registers. • 100 = supplementary address configured in the smac_0_0 and smac_0_1 registers. • 101 = supplementary address configured in the smac_1_0 and smac_1_1 registers. • 110 = supplementary address configured in the smac_2_0 and smac_2_1 registers. • 111 = supplementary address configured in the smac_3_0 and smac_3_1 registers.	000
19	MAGIC_ENA	RW	Magic packet detection. Set this bit to 1 to enable magic packet detection. This bit is not available in the small MAC variation.	0
20	SLEEP	RW	Sleep mode enable. When the MAGIC_ENA bit is 1, set this bit to 1 to put the MAC to sleep and enable magic packet detection. This bit is not available in the small MAC variation.	0
21	WAKEUP	RO	Node wake-up request. Valid only when the MAGIC_ENA bit is 1. The MAC sets this bit to 1 when a magic packet is detected. The MAC clears this bit when the SLEEP bit is set to 0.	0 continued



Bit(s)	Name	R/W	Description	HW Reset
22	XOFF_GEN	RW	Pause frame generation. Set this bit to 1 to generate a pause frame independent of the status of the receive FIFO buffer. The MAC sets the pause quanta field in the pause frame to the value configured in the pause_quant register.	0
23	CNTL_FRM_ENA	RW	 MAC control frame enable on receive. Set this bit to 1 to accept control frames other than pause frames (opcode = 0x0001) and forward them to the user application. Set this bit to 0 to discard control frames other than pause frames. 	0
24	NO_LGTH_CHECK	RW	Payload length check on receive. Set this bit to 0 to check the actual payload length of receive frames against the length/type field in receive frames. Set this bit to 1 to omit length checking. This bit is not available in the small MAC variation	0 1 (for small MAC variation)
25	ENA_10	RW	10-Mbps interface enable. Set this bit to 1 to enable the 10-Mbps interface. The MAC asserts the ena_10 signal when you enable the 10-Mbps interface. You can also enable the 10-Mbps interface by asserting the set_10 signal.	0
26	RX_ERR_DISC	RW	Set this bit to 1 to discard erroneous frames received. This applies only when you enable store and forward operation in the receive FIFO buffer by setting the rx_section_full register to 0. Set this bit to 0 to forward erroneous frames to the user application with rx_err[0] asserted.	0
27	DISABLE_READ_ TIMEOUT	RW	By default, this bit is set to 0. Set this bit to 1 to disable MAC configuration register read timeout. To ensure the configuration register does not wait for read timeout when an error occurs, set this bit to 1.	0
28 - 30	Reserved	_	-	000
31	CNT_RESET	RW	Statistics counters reset. Set this bit to 1 to clear the statistics counters. The MAC clears this bit when the reset sequence completes.	0

5.1.2. Statistics Counters (Dword Offset 0x18 – 0x38)

The following table describes the read-only registers that collect the statistics on the transmit and receive datapaths. A hardware reset clears these registers; a software reset also clears these registers except aMacID. The statistics counters roll up when the counter is full.

The register description uses the following definitions:

- Good frame—error-free frames with valid frame length.
- Error frame—frames that contain errors or whose length is invalid.
- Invalid frame—frames that are not addressed to the MAC function. The MAC function drops this frame.





Table 40. Statistics Counters

Dword Offset	Name	R/W	Description
0x18 - 0x19	aMacID	RO	The MAC address. This register is wired to the primary MAC address in the mac_0 and mac_1 registers.
0x1A	aFramesTransmitt edOK	RO	The number of frames that are successfully transmitted including the pause frames.
0x1B	aFramesReceivedO K	RO	The number of frames that are successfully received including the pause frames.
0x1C	aFrameCheckSeque nceErrors	RO	The number of receive frames with CRC error.
0x1D	aAlignmentErrors	RO	The number of receive frames with alignment error.
0x1E	aOctetsTransmitt edOK	RO	The number of data and padding octets that are successfully transmitted. This register contains the lower 32 bits of the aOctetsTransmittedOK counter. The upper 32 bits of this statistics counter reside at the dword offset 0x0F.
0x1F	aOctetsReceivedO K	RO	The number of data and padding octets that are successfully received, including pause frames. The lower 32 bits of the aOctetsReceivedOK counter. The upper 32 bits of this statistics counter reside at the dword offset 0x3D.
0x20	aTxPAUSEMACCtrlF rames	RO	The number of pause frames transmitted.
0x21	aRxPAUSEMACCtrlF rames	RO	The number received pause frames received.
0x22	ifInErrors	RO	The number of errored frames received with one of the following errors: When Frame length is less than the configured Frame length. When Frame length is more than the configured Frame length. If CRC Error detected. If payload does not match with the length field. Malformed packet received. If frames getting truncated with added exception/error injected scenario.
0x23	ifOutErrors	RO	The number of transmit frames with one the following errors: • FIFO overflow error • FIFO underflow error • Frames that encounter late or excessive collision occasions • Errors defined by the user application
0x24	ifInUcastPkts	RO	The number of valid unicast frames received.
0x25	ifInMulticastPkt s	RO	The number of valid multicast frames received. The count does not include pause frames.
0x26	ifInBroadcastPkt s	RO	The number of valid broadcast frames received.
0x27	Reserved	_	Unused.
0x28	ifOutUcastPkts	RO	The number of valid unicast and erroneous frames transmitted, as well as unicast frames transmitted during late and excessive collision occasions.
			continued



Dword Offset	Name	R/W	Description
0x29	ifOutMulticastPk ts	RO	The number of valid multicast frames transmitted, as well as multicast frames transmitted during late and excessive collision occasions, excluding pause frames.
0x2A	ifOutBroadcastPk ts	RO	The number of valid and erroneous broadcast frames transmitted, as well as broadcast frames transmitted during late and excessive collision occasions.
0x2B	etherStatsDropEv ents	RO	The number of frames that are dropped due to MAC internal errors when FIFO buffer overflow persists.
0x2C	etherStatsOctets	RO	The total number of octets received. This count includes both good and errored frames. This register is the lower 32 bits of etherStatsOctets. The upper 32 bits of this statistics counter reside at the dword offset 0x3E.
0x2D	etherStatsPkts	RO	The total number of good and errored frames received.
0x2E	etherStatsUnders izePkts	RO	The number of frames received with length less than 64 bytes, including pause frames. This count does not include errored frames.
0x2F	etherStatsOversi zePkts	RO	The number of frames received that are longer than the value configured in the frm_length register. This count does not include errored frames.
0x30	etherStatsPkts64 Octets	RO	The number of 64-byte frames received. This count includes good and errored frames.
0x31	etherStatsPkts65 to1270ctets	RO	The number of received good and errored frames between the length of 65 and 127 bytes.
0x32	etherStatsPkts12 8to255Octets	RO	The number of received good and errored frames between the length of 128 and 255 bytes.
0x33	etherStatsPkts25 6to5110ctets	RO	The number of received good and errored frames between the length of 256 and 511 bytes.
0x34	etherStatsPkts51 2to10230ctets	RO	The number of received good and errored frames between the length of 512 and 1023 bytes.
0x35	etherStatsPkts10 24to1518Octets	RO	The number of received good and errored frames between the length of 1024 and 1518 bytes.
0x36	etherStatsPkts15 19toXOctets	RO	The number of received good and errored frames between the length of 1519 and the maximum frame length configured in the frm_length register.
0x37	etherStatsJabber s	RO	Too long frames with CRC error.
0x38	etherStatsFragme nts	RO	Too short frames with CRC error.
0x39	Reserved	_	Unused.
	i	xtended St	atistics Counters (0x3C – 0x3E)
0x3C	msb_aOctetsTrans mittedOK	RO	Upper 32 bits of the respective statistics counters. By default, all statistics counters are 32 bits wide. These statistics counters can be extended to 64 bits by turning on the Enable 64-bit byte counters
0x3D	msb_aOctetsRecei vedOK	RO	parameter. To read the counter, read the lower 32 bits first, then followed by the
0x3E	msb_etherStatsOc tets	RO	extended statistic counter bits.





5.1.3. Transmit and Receive Command Registers (Dword Offset 0x3A – 0x3B)

The following table describes the registers that determine how the MAC function processes transmit and receive frames. A software reset does not change the values in these registers.

Table 41. Transmit and Receive Command Registers

Dword Offset	Name	R/W	Description
0×3A	tx_cmd_stat	RW	 Specifies how the MAC function processes transmit frames. When you turn on the Align packet headers to 32-bit boundaries option, this register resets to 0x00040000 upon a hardware reset. Otherwise, it resets to 0x00. Bits 0 to 16—unused. Bit 17 (OMIT_CRC)—Set this bit to 1 to omit CRC calculation and insertion on the transmit path. The user application is therefore responsible for providing the correct data and CRC. This bit, when set to 1, always takes precedence over the ff_tx_crc_fwd signal. Bit 18 (TX_SHIFT16)—Set this bit to 1 if the frames from the user application are aligned on 32-bit boundary. For more information, refer to IP Payload Re-alignment on page 37. This setting applies only when you turn on the Align packet headers to 32-bit boundary option and in MAC variations with 32-bit internal FIFO buffers. Otherwise, reading this bit always return a 0. In MAC variations without internal FIFO buffers, this bit is a read-only bit and takes the value of the Align packet headers to 32-bit boundary option. Bits 19 to 31—unused.
0x3B	rx_cmd_stat	RW	Specifies how the MAC function processes receive frames. When you turn on the Align packet headers to 32-bit boundaries option, this register resets to 0x02000000 upon a hardware reset. Otherwise, it resets to 0x00. Bits 0 to 24—unused. Bit 25 (RX_SHIFT16)—Set this bit to 1 to instruct the MAC function to align receive frames on 32-bit boundary. For more information on frame alignment, refer to IP Payload Alignment on page 44. This setting applies only when you turn on the Align packet headers to 32-bit boundary option and in MAC variations with 32-bit internal FIFO buffers. Otherwise, reading this bit always return a 0. In MAC variations without internal FIFO buffers, this bit is a read-only bit and takes the value of the Align packet headers to 32-bit boundary option. Bits 26 to 31—unused.

5.1.4. Supplementary Address (Dword Offset 0xC0 – 0xC7)

A software reset has no impact on these registers. MAC supplementary addresses are not available in 10/100 and 1000 Small MAC variations.



 Table 42.
 Supplementary Address Registers

Dword Offset	Name	R/W	Description	HW Reset
0xC0	smac_0_0	RW	You can specify up to four 6-byte supplementary addresses:	0
0xC1	smac_0_1		• smac_0_0/1 • smac_1_0/1	
0xC2	smac_1_0		• smac_2_0/1 • smac_3_0/1	
0xC3	smac_1_1		Map the supplementary addresses to the respective registers in	
0xC4	smac_2_0		the same manner as the primary MAC address. Refer to the description of mac_0 and mac_1.	
0xC5	smac_2_1		The MAC function uses the supplementary addresses for the following operations:	
0xC6	smac_3_0		to filter unicast frames when the promiscuous mode is disabled (refer to Command Config Register (Dword Offset)	
0xC7	smac_3_1		0x02) on page 87 for the description of the PROMIS_EN bit).	
			to replace the source address in transmit frames received from the user application when address insertion is enabled (refer to Command_Config Register (Dword Offset 0x02) on page 87 for the description of the TX_ADDR_INS and TX_ADDR_SEL bits).	
			If you do not require the use of supplementary addresses, configure them to the primary address.	

5.1.5. IEEE 1588v2 Feature (Dword Offset 0xD0 - 0xD6)

Table 43. IEEE 1588v2 MAC Registers

Dword Offset	Name	R/W	Description	HW Reset
0xD0	tx_period	RW	Clock period for timestamp adjustment on the transmit datapath. The period register is multiplied by the number of stages separating actual timestamp and the GMII bus. • Bits 0 to 15: Period in fractional nanoseconds (TX_PERIOD_FNS). • Bits 16 to 24: Period in nanoseconds (TX_PERIOD_NS). • Bits 25 to 31: Not used. The default value for the period is 0. For 125 MHz clock, set this register to 8 ns.	0x0
0xD1	tx_adjust_fns	RW	Static timing adjustment in fractional nanoseconds for outbound timestamps on the transmit datapath. Bits 0 to 15: Timing adjustment in fractional nanoseconds. Bits 16 to 31: Not used.	0x0
0xD2	tx_adjust_ns	RW	Static timing adjustment in nanoseconds for outbound timestamps on the transmit datapath. Bits 0 to 15: Timing adjustment in nanoseconds. Bits 16 to 23: Not used.	0x0
0xD3	rx_period	RW	Clock period for timestamp adjustment on the receive datapath. The period register is multiplied by the number of stages separating actual timestamp and the GMII bus. • Bits 0 to 15: Period in fractional nanoseconds (RX_PERIOD_FNS). • Bits 16 to 24: Period in nanoseconds (RX_PERIOD_NS). • Bits 25 to 31: Not used.	0x0
			con	tinued



Dword Offset	Name	R/W	Description	HW Reset
			The default value for the period is 0. For 125 MHz clock, set this register to 8 ns.	
0xD4	rx_adjust_fns	RW	Static timing adjustment in fractional nanoseconds for outbound timestamps on the receive datapath. Bits 0 to 15: Timing adjustment in fractional nanoseconds. Bits 16 to 31: Not used.	0x0
0xD5	rx_adjust_ns	RW	Static timing adjustment in nanoseconds for outbound timestamps on the receive datapath. Bits 0 to 15: Timing adjustment in nanoseconds. Bits 16 to 23: Not used.	0x0

5.1.6. Deterministic Latency (Dword Offset 0xE1- 0xE3)

Table 44. Deterministic Latency Configuration and Status Register

Dword Offset	Name	Bit	R/W	Description	HW Reset
0xE1	dl_reset	[1]	RW	Deterministic latency (DL) soft reset. Provides a soft reset to the deterministic latency block. • 0: DL block is not under reset • 1: DL block is being reset Note: This is not a self-clearing reset.	0x0
	measure_valid	[0]	RO	Indicates whether the DL measurement values are valid. • 0: Not valid • 1: Valid	0x0
0xE2	tx_delay	[20:0]	RO	TX datapath latency. Displays the TX datapath DL measurement values measured in the i_dl_sampling_clk cycles. measure_valid must be set prior taking the measurement.	0x0
0xE3	rx_delay	[20:0]	RO	RX datapath latency Displays the RX datapath DL measurement values measured in the i_dl_sampling_clk cycles. measure_valid must be set prior taking the measurement.	0x0

Related Information

Deterministic Latency on page 80

5.1.7. IEEE 1588v2 Feature PMA Delay

PMA digital and analog delay of hardware for the IEEE 1588v2 feature and the register timing adjustment. 1~UI is equivalent to 800~ps.



Table 45. IEEE 1588v2 Feature PMA Delay—Hardware

Delay	Device	Timing I	Adjustment
		TX register	RX register
Digital	Stratix V or Arria V GZ	53 UI	26 UI
	Arria V GX, Arria V GT, or Arria V SoC	52 UI	34 UI
	Cyclone V GX or Cyclone V SoC	32 UI	44 UI
	Arria 10	43 UI	24.5 UI
Analog	Stratix V	-1.1 ns	1.75 ns
	Arria V	-1.1 ns	1.75 ns
	Cyclone V	-1.1 ns	1.75 ns

Table 46. IEEE 1588v2 Feature LVDS I/O Delay—Hardware

Delay	Device	Timing Adjustment		
		TX register RX register		
Digital	Stratix V or Arria V GZ	21 UI	26 UI	
	Arria V GX, Arria V GT, or Arria V SoC	21 UI	26 UI	
	Arria 10	21 UI	26 UI	
	Stratix 10 (L-Tile and H-Tile)	21 UI	26 UI	

5.2. PCS Configuration Register Space

This section describes the PCS registers. Use the registers to configure the PCS function or retrieve its status.

Note:

In MAC and PCS variations, the PCS registers occupy the MAC register space and you access these registers via the MAC 32-bit Avalon memory-mapped control interface. PCS registers are 16 bits wide, they therefore occupy only the lower 16 bits and the upper 16 bits are set to 0. The offset of the first PCS register in this variation is mapped to dword offset 0x80.

If you instantiate the IP using the IP Catalog flow, use word addressing to access the register spaces. When you instantiate MAC and PCS variations, map the PCS registers to the respective dword offsets in the MAC register space by adding the PCS word offset to the offset of the first PCS. For example,

- In the PCS only variation, you can access the if_mode register at word offset 0x14.
- In the fMAC and PCS variations, map the if_mode register to the MAC register space:
 - Offset of the first PCS register = 0x80
 - if mode word offset = 0x14
 - if_mode dword offset = 0x80 + 0x14 = 0x94





If you instantiate the MAC and PCS variation using the Platform Designer system, access the register spaces using byte addressing. Convert the dword offsets to byte offsets by multiplying the dword offsets by 4. For example,

- For MAC registers:
 - comand_config dword offset = 0x02
 - comand_config byte offset = $0x02 \times 4 = 0x08$
- For PCS registers, map the registers to the dword offsets in the MAC register space before you convert the dword offsets to byte offsets:
 - if_mode word offset = 0x14
 - if mode dword offset = 0x80 + 0x14 = 0x94
 - if_mode byte offset = $0x94 \times 4 = 0x250$

Table 47. PCS Configuration Registers

Word Offset	Register Name	R/W	Description	HW Reset
0x00	control	RW	PCS control register. Use this register to control and configure the PCS function. For the bit description, see Control Register (Word Offset 0x00) on page 98.	0x1140
0x01	status	RO	Status register. Provides information on the operation of the PCS function.	0x0089
0x02	phy_identifier	RO	32-bit PHY identification register. This register is set to the value of the PHY ID parameter. Bits 31:16 are written to	0x0101
0x03			word offset 0x02. Bits 15:0 are written to word offset 0x03.	0x0101
0x04	dev_ability	RW	Use this register to advertise the device abilities to a link partner during auto-negotiation. In SGMII MAC mode, the PHY does not use this register during auto-negotiation. For the register bits description in 1000BASE-X and SGMII mode, see 1000BASE-X on page 100 and SGMII PHY Mode Auto Negotiation on page 101.	0x01A0
0x05	partner_abilit Y	RO	Contains the device abilities advertised by the link partner during auto-negotiation. For the register bits description in 1000BASE-X and SGMII mode, refer to 1000BASE-X on page 100 and SGMII PHY Mode Auto Negotiation on page 101, respectively.	0x0000
0x06	an_expansion	RO	Auto-negotiation expansion register. Contains the PCS function capability and auto-negotiation status.	0x0000
0x07	device_next_pa ge	RO	The PCS function does not support these features. These registers are always set to 0x0000 and any write access to the registers is ignored.	0x0000
0x08	partner_next_p age			0x0000
0x09	master_slave_c			0x0000
0x0A	master_slave_s tat			0x0000
0x0B - 0x0E	Reserved	_	_	_
0x0F	extended_statu	RO	The PCS function does not implement extended status registers.	_
	•			continued



Word Offset	Register Name	R/W	Description	HW Reset				
Specific E	Specific Extended Registers							
0x10	scratch	RW	Scratch register. Provides a memory location to test register read and write operations.	0x0000				
0x11	rev	RO	The PCS function revision. Always set to the current version of the IP.	<ip number="" version=""></ip>				
0x12	link_timer	RW	21-bit auto-negotiation link timer. Set the link timer value	0x8968				
0x13			 from 0 to 16 ms in 8 ns steps (125 MHz clock periods). The reset value sets the link timer to 10 ms. Bits 15:0 are written to word offset 0x12. Bit 0 of word offset 0x12 is always set to 0, thus any value written to it is ignored. Bits 20:16 are written to word offset 0x13. The remaining bits are reserved and always set to 0. 	0x0009				
0x14	if_mode	RW	Interface mode. Use this register to specify the operating mode of the PCS function; 1000BASE-X or SGMII.	0				
0x17 - 0x1F	Reserved	_	_	0				

5.2.1. Control Register (Word Offset 0x00)

Table 48. PCS Control Register Bit Descriptions

Bit(s)	Name	R/W	Description
0:4	Reserved	_	-
5	UNIDIRECTIONAL_EN ABLE	RW	 Enables the unidirectional function. This bit depends on bit 12. When bit 12 is one, this bit is ignored. When bit 12 is zero, bit 5 indicates the unidirectional function: A value of 1 enables transmit from media independent interface regardless of whether the PHY has determined that a valid link has been established. A value of 0 enables transmit from media independent interface only when the PHY has determined that a valid link has been established. The reset value of this bit is zero.
6, 13	SPEED_SELECTION	RO	Indicates the operating mode of the PCS function. Bits 6 and 13 are set to 1 and 0 respectively. This combination of values represent the gigabit mode. Bit [6, 13]: • 00: 10 Mbps • 01: 100 Mbps • 10: 1 Gigabit • 11: Reserved
7	COLLISION_TEST	RO	The 1000BASE-X PCS function does not support half-duplex mode. This bit is always set to 0. Ignore this bit if you are using SGMII PCS function.
8	DUPLEX_MODE	RO	The 1000BASE-X PCS function only supports full-duplex mode. This bit is always set to 1. Ignore this bit if you are using SGMII PCS function.
9	RESTART_AUTO_ NEGOTIATION	RW	Set this bit to 1 to restart the auto-negotiation sequence. For normal operation, set this bit to 0 (reset value).
	<u>'</u>		continued



Bit(s)	Name	R/W	Description
10	ISOLATE	RW	Set this bit to 1 to isolate the PCS function from the MAC layer device. For normal operation, set this bit to 0 (reset value).
11	POWERDOWN	RW	Set this bit to 1 to power down the transceiver quad. The PCS function then asserts the powerdown signal to indicate the state it is in.
12	AUTO_NEGOTIATION_ ENABLE	RW	Set this bit to 1 (reset value) to enable auto-negotiation.
14	LOOPBACK	RW	PHY loopback. Set this bit to 1 to implement loopback in the GX transceiver. For normal operation, set this bit to 0 (reset value). This bit is ignored if reduced ten-bit interface (RTBI) is implemented. This feature is supported in all device families except the Cyclone IV GX
			device families.
15	RESET	RW	Self-clearing reset bit. Set this bit to 1 to generate a synchronous reset pulse which resets all the PCS function state machines, comma detection function, and 8b/10b encoder and decoder. For normal operation, set this bit to 0 (asynchronous reset value).

5.2.2. Status Register (Word Offset 0x01)

Table 49. Status Register Bit Descriptions

Bit	Name	R/W	Description
0	EXTENDED_CAPABILI	RO	A value of 1 indicates that the PCS function supports extended registers.
1	JABBER_DETECT	_	Unused. Always set to 0.
2	LINK_STATUS	RO	A value of 1 indicates that a valid link is established. A value of 0 indicates an invalid link. If the link synchronization is lost, a 0 is latched.
3	AUTO_NEGOTIATION_ ABILITY	RO	A value of 1 indicates that the PCS function supports auto-negotiation.
4	REMOTE_FAULT	_	Unused. Always set to 0.
5	AUTO_NEGOTIATION_ COMPLETE	RO	A value of 1 indicates the following status: The auto-negotiation process is completed. The auto-negotiation control registers are valid.
6	MF_PREAMBLE_SUPPR ESSION	_	Unused. Always set to 0.
7	UNIDIRECTIONAL_AB	RO	A value of 1 indicates that the PCS is able to transmit from MII/GMII regardless of whether the PCS has established a valid link.
8	EXTENDED_STATUS	_	Unused. Always set to 0.
9	100BASET2_HALF_DU PLEX	RO	The PCS function does not support 100Base-T2, 10-Mbps, 100BASE-X, and 100Base-T4 operation. Always set to 0.
10	100BASET2_FULL_DU PLEX		
11	10MBPS_HALF_DUPLE		
12	10MBPS_FULL_DUPLE		
	,	1	continued



Bit	Name	R/W	Description
13	100BASE- X_HALF_DUPLEX		
14	100BASE- X_FULL_DUPLEX		
15	100BASE-T4		

5.2.3. Dev_Ability and Partner_Ability Registers (Word Offset 0x04 - 0x05)

The definition of each field in the partner_ability registers depends on the mode in which the PCS function operates.

In this mode, the definition of the fields in the $dev_ability$ register are the same as the fields in the $partner_ability$ register. The contents of these registers are valid only when the auto-negotiation completes (AUTO_NEGOTIATION_COMPLETE bit in the status register = 1).

5.2.3.1. 1000BASE-X

Table 50. Dev_Ability and Partner_Ability Registers Bits Description in 1000BASE-X

Bit(s)	Name	R/W	Description
0:4	Reserved	_	Always set these bits to 0.
5	FD	RW/RO (1), (2)	Full-duplex mode enable. A value of 1 indicates support for full duplex.
6	HD		Half-duplex mode enable. A value of 1 indicates support for half duplex.
7	PS1		Pause support.
8	PS2		 PS1=0 / PS2=0: Pause is not supported. PS1=0 / PS2=1: Asymmetric pause toward link partner. PS1=1 / PS2=0: Symmetric pause. PS1=1/ PS2=1: Pause is supported on transmit and receive.
9:11	Reserved	_	Always set these bits to 0.
12	RF1	RW/RO (1), (2)	Remote fault condition:
13	RF2		 RF1=0 / RF2=0: No error, link is valid (reset condition). RF1=0 / RF2=1: Offline. RF1=1 / RF2=0: Failure condition. RF1=1 / RF2=1: Auto-negotiation error.
14	ACK	RO	Acknowledge. A value of 1 indicates that the device has received three consecutive matching ability values from its link partner.
15	NP	RW/RO(1) (2)	Next page. In dev_ability register, this bit is always set to 0.

Notes to Dev_Ability and Partner_Ability Registers Bits Description in 1000BASE-X:

- 1. All bits in the dev_ability register have RW access.
- 2. All bits in the partner_ability register are read-only.





5.2.3.2. SGMII MAC Mode Auto Negotiation

When the SGMII mode and the SGMII MAC mode auto-negotiation are enabled, the Triple-Speed Ethernet Intel FPGA IP ignores the value in the $dev_ability$ register and automatically sets the value to 16'h4001 as specified in the SGMII specification for SGMII auto-negotiation.

When the auto-negotiation is complete, the Triple-Speed Ethernet Intel FPGA IP speed and the duplex mode is resolved based on the value in the partner_ability register. The partner_ability register is received from the link partner during the auto-negotiation process.

Table 51. Partner_Ability Register Bits Description in SGMII MAC Mode

Bit(s)	Name	R/W	Description
9:0	Reserved	_	-
11:10	COPPER_SPEED[1:0]	RO	Link partner interface speed: • 00: Copper interface speed is 10 Mbps. • 01: Copper interface speed is 100 Mbps. • 10: Copper interface speed is 1 gigabit. • 11: Reserved.
12	COPPER_DUPLEX_ST ATUS	RO	Link partner duplex capability: 1: Copper interface is capable of operating in full-duplex mode. 0: Copper interface is capable of operating in half-duplex mode.
13	Reserved	_	-
14	ACK	RO	Acknowledge. A value of 1 indicates that the link partner has received 3 consecutive matching ability values from the device.
15	COPPER_LINK_STAT US	RO	Copper link partner status: 1: Copper interface link is up. 0: Copper interface link is down.

5.2.3.3. SGMII PHY Mode Auto Negotiation

When the SGMII mode and the SGMII PHY mode auto-negotiation is enabled, set the dev_ability register before the auto-negotiation process so that the link partner can identify the copper speed, duplex status, and link status.

When the auto-negotiation is complete, Triple-Speed Ethernet Intel FPGA IP speed and the duplex mode is resolved based on the value that you set in the dev_ability register. You can get the value for the dev_ability register from the system level where the Triple-Speed Ethernet Intel FPGA IP is integrated. If the IP is integrated in the system level with another IP that resolves the copper speed and duplex information, use these values to set the dev_ability register.

Table 52. Dev Ability Register Bits Description in SGMII PHY Mode

Bit(s)	Name	R/W	Description
9:0	Reserved	_	Always set bit 0 to 1 and bits 1–9 to 0.
11:10	SPEED[1:0]	RW	Link partner interface speed:
			continued



Bit(s)	Name	R/W	Description
			 00: Copper interface speed is 10 Mbps. 01: Copper interface speed is 100 Mbps. 10: Copper interface speed is 1 gigabit. 11: Reserved.
12	COPPER_DUPLEX_ST ATUS	RW	Link partner duplex capability: 1: Copper interface is capable of operating in full-duplex mode 0: Copper interface is capable of operating in half-duplex mode 1 Gbps speed does not support half-duplex mode.
13	Reserved	_	Always set this bit to 0.
14	ACK	RO	Acknowledge. Value as specified in the IEEE 802.3z standard.
15	COPPER_LINK_STAT US	RW	Copper link partner status: 1: Copper interface link is up. 0: Copper interface link is down.

5.2.4. An_Expansion Register (Word Offset 0x06)

Table 53. An_Expansion Register Description

Bit(s)	Name	R/W	Description
0	LINK_PARTNER_AUT O_NEGOTIATION_AB LE	RO	A value of 1 indicates that the link partner supports auto-negotiation. The reset value is 0.
1	PAGE_RECEIVE	RO	A value of 1 indicates that a new page is received with new partner ability available in the register partner_ability. The bit is set to 0 (reset value) when the system management agent performs a read access.
2	NEXT_PAGE_ABLE	_	Unused. Always set to 0.
15:3	Reserved	_	_

5.2.5. If_Mode Register (Word Offset 0x14)

Table 54. IF_Mode Register Description

Bit(s)	Name	R/W	Description
0	SGMII_ENA	RW	Determines the PCS function operating mode. Setting this bit to 1 enables SGMII mode. Setting this bit to 0 enables 1000BASE-X gigabit mode.
1	USE_SGMII_AN	RW	This bit applies only to SGMII mode. Setting this bit to 1 causes the PCS function to be configured with the link partner abilities advertised during auto-negotiation. If this bit is set to 0, it is recommended for the PCS function to be configured with the SGMII_SPEED and SGMII_DUPLEX bits.
3:2	SGMII_SPEED[1:0]	RW	SGMII speed. When the PCS function operates in SGMII mode (SGMII_ENA = 1) and programed not to be automatically configured (USE_SGMII_AN = 0), set the speed as follows: • 00: 10 Mbps • 01: 100 Mbps • 10: 1 Gigabit • 11: Reserved
	•	,	continued





Bit(s)	Name	R/W	Description
			These bits are ignored when SGMII_ENA is 0 or USE_SGMII_AN is 1. These bits are only valid if you only enable the SGMII mode and not the auto-negotiation mode.
4	SGMII_DUPLEX	RW	SGMII half-duplex mode. Setting this bit to 1 enables half duplex for 10/100 Mbps speed. This bit is ignored when SGMII_ENA is 0 or USE_SGMII_AN is 1. These bits are only valid if you only enable the SGMII mode and not the auto-negotiation mode.
5	SGMII_AN_MODE	RW	SGMII auto-negotiation mode: 1: enable SGMII PHY mode 0: enable SGMII MAC mode This bit resets to 0, which defaults to SGMII MAC mode.
15:6	Reserved	_	-

5.3. Register Initialization

The Triple-Speed Ethernet Intel FPGA IP supports various types of interfaces commonly used by the following Ethernet solutions:

- MII/GMII
- RGMII
- 10-bit Interface
- SGMII
- 1000BASE-X
- Management Data Input/Output (MDIO) for external PHY register configuration

When using the Triple-Speed Ethernet Intel FPGA IP with an external interface, you must understand the requirements and initialize the registers.

Register initialization mainly performed in the following configurations:

- External PHY Initialization using MDIO (Optional)
- PCS Configuration Register Initialization
- MAC Configuration Register Initialization


This section discusses the register initialization for the following examples of the Ethernet system using different MAC interfaces with recommended initialization sequences:

- Triple-Speed Ethernet System with MII/GMII or RGMII on page 103
- Triple-Speed Ethernet System with SGMII on page 106
- Triple-Speed Ethernet System with 1000BASE-X Interface on page 107

5.3.1. Triple-Speed Ethernet System with MII/GMII or RGMII



Figure 45. Triple-Speed Ethernet System with MII/GMII or RGMII with Register Initialization Recommendation



Use the following recommended initialization sequences for the example shown in the figure above.

1. External PHY Initialization using MDIO

//Assume the External PHY Address is 0x0A

mdio_addr0 = 0x0A

//External PHY Register will Map to MDIO Space 0

Read/write to MDIO space 0 (dword offset 0x80 - 0x9F) = Read/write to PHY Register 0 to 31

2. MAC Configuration Register Initialization

a. Disable the MAC transmit and receive datapath before performing any changes to configuration.

//Set TX_ENA and RX_ENA bit to 0 in Command Config Register
Command_config Register = 0x00802220
//Read the TX_ENA and RX_ENA bit is set 0 to ensure TX and RX path is disable

b. MAC FIFO Configuration

Wait Command config Register = 0×00802220

Tx_section_empty = Max FIFO size - 16

Tx_almost_full = 3

Tx_almost_empty = 8

Rx_section_empty = Max FIFO size - 16

Rx_almost_full = 8

Rx_almost_empty = 8

//Cut Through Mode, Set this Threshold to 0 to enable Store and Forward Mode

Tx_section_full = 16

//Cut Through Mode, Set this Threshold to 0 to enable Store and Forward Mode





Rx_section_full = 16

c. MAC Address Configuration

//MAC address is 00-1C-23-17-4A-CB mac_0 = 0x17231C00 mac_1 = 0x0000CB4A

d. MAC Function Configuration

```
//Maximum Frame Length is 1518 bytes

Frm_length = 1518

//Minimum Inter Packet Gap is 12 bytes

Tx_ipg_length = 12

//Maximum Pause Quanta Value for Flow Control

Pause_quant = 0xFFFF

//Set the MAC with the following option:

// 100Mbps, User can get this information from the PHY status/PCS status

//Full Duplex, User can get this information from the PHY status/PCS status

//Padding Removal on Receive

//CRC Removal

//TX MAC Address Insertion on Transmit Packet

//Select mac_0 and mac_1 as the source MAC Address

Command_config Register = 0x00800220
```

e. Reset MAC

Altera recommends that you perform a software reset when there is a change in the MAC speed or duplex. The MAC software reset bit self-clears when the software reset is complete.

//Set SW_RESET bit to 1
Command_config Register = 0x00802220
Wait Command_config Register = 0x00800220

f. Enable MAC Transmit and Receive Datapath


//Set TX_ENA and RX_ENA to 1 in Command Config Register
Command_config Register = 0x00800223
//Read the TX_ENA and RX_ENA bit is set 1 to ensure TX and RX path is enable
Wait Command_config Register = 0x00800223





5.3.2. Triple-Speed Ethernet System with SGMII

Figure 46. Triple-Speed Ethernet System with SGMII with Register Initialization Recommendation



Use the following recommended initialization sequences for the example shown in the figure above.

- External PHY Initialization using MDIO
 Refer to step 1 in Triple-Speed Ethernet System with MII/GMII or RGMII on page 103.
- 2. PCS Configuration Register Initialization
 - a. Set Auto Negotiation Link Timer
 //Set Link timer to 1.6ms for SGMII
 link_timer (address offset 0x12) = 0x0D40
 Link_timer (address offset 0x13) = 0x03
 - b. Configure SGMII

//Enable SGMII Interface and Enable SGMII Auto Negotiation //SGMII_ENA = 1, USE_SGMII_AN = 1 if_mode = 0x0003

c. Enable Auto Negotiation

//Enable Auto Negotiation

//AUTO_NEGOTIATION_ENA = 1, Bit 6,8,13 can be ignore

PCS Control Register = 0x1140

d. PCS Reset

//PCS Software reset is recommended where there any configuration changed $/\!/ \text{RESET} = 1$

PCS Control Register = 0x9140

Wait PCS Control Register RESET bit is clear

3. MAC Configuration Register Initialization

Refer to step 2 in Triple-Speed Ethernet System with MII/GMII or RGMII on page 103.






Note:

If 1000BASE-X/SGMII PCS is initialized, set the ETH_SPEED (bit 3) and ENA_10 (bit 25) in command_config register to 0. If half duplex is reported in the PHY/PCS status register, set the HD_ENA (bit 10) to 1 in command_config register.

5.3.3. Triple-Speed Ethernet System with 1000BASE-X Interface

Figure 47. Triple-Speed Ethernet System with 1000BASE-X Interface with Register Initialization Recommendation



Use the following recommended initialization sequences for the example shown in the figure above.

- External PHY Initialization using MDIO
 Refer to step 1 in Triple-Speed Ethernet System with MII/GMII or RGMII on page 103.
- 2. PCS Configuration Register Initialization
 - a. Set Auto Negotiation Link Timer
 //Set Link timer to 10ms for 1000BASE-X
 link_timer (address offset 0x12) = 0x12D0
 link_timer (address offset 0x13) = 0x13
 - b. Configure SGMII //1000BASE-X/SGMII PCS is default in 1000BASE-X Mode //SGMII_ENA = 0, USE_SGMII_AN = 0 if_mode = 0x0000
 - c. Enable Auto Negotiation
 //Enable Auto Negotiation
 //AUTO_NEGOTIATION_ENA = 1, Bit 6,8,13 is Read Only
 PCS Control Register = 0x1140
 - d. PCS Reset //PCS Software reset is recommended where there any configuration changed //RESET = 1 PCS Control Register = 0x9140
- 3. MAC Configuration Register Initialization

Wait PCS Control Register RESET bit is clear





Refer to step 2 in Triple-Speed Ethernet System with MII/GMII or RGMII on page 103.

Note:

If 1000BASE-X/SGMII PCS is initialized, set the ETH_SPEED (bit 3) and ENA_10 (bit 25) in command_config register to 0. If half duplex is reported in the PHY/PCS status register, set the HD_ENA (bit 10) to 1 in command_config register.







6. Interface Signals

6.1. Interface Signals

The following sections describe the Triple-Speed Ethernet Intel FPGA IP interface signals:

- 10/100/1000 Ethernet MAC Signals
- 10/100/1000 Multiport Ethernet MAC Signals
- 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS Signals
- 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (E-Tile)
- 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS Signals
- 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2 and 1000BASE-X/SGMII 2XTBI PCS Signals
- 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2, 1000BASE-X/SGMII 2XTBI PCS, SGMII Bridge, and Deterministic Latency Signals
- 10/100/1000 Multiport Ethernet MAC with 1000BASE-X/SGMII PCS Signals
- 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS Signals
- 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals
- 10/100/1000 Multiport Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals
- 1000BASE-X/SGMII PCS Signals
- 1000BASE-X/SGMII 2XTBI PCS Signals
- 1000BASE-X/SGMII PCS and PMA Signals

Note:

To view all the interface signal names, turn on **Show Signals** in the **Block Diagram** tab in the Triple-Speed Ethernet Intel FPGA IP parameter editor interface. Otherwise, only the connection signal names are shown.


[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



6.1.1. 10/100/1000 Ethernet MAC Signals

Figure 48. 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers Signals



Note:

(1) The DATAWIDTH value depends on the FIFO width that you select in the parameter editor. Options available are 8 and 32 bits.

6.1.1.1. Clock and Reset Signals

Data transfers on the MAC Ethernet-side interface are synchronous to the receive and transmit clocks.



Table 55. GMII/RGMII/MII Clock Signals

Name	I/O	Description
tx_clk (In Platform Designer: pcs_mac_tx_clock_co nnection)	I	GMII/RGMII/MII transmit clock. Provides the timing reference for all GMII / MII transmit signals. The values of $gm_tx_d[7:0]$, gm_tx_en , gm_tx_er , and of $m_tx_d[3:0]$, m_tx_en , m_tx_er are valid on the rising edge of tx_clk .
rx_clk (In Platform Designer: pcs_mac_rx_clock_co nnection)	I	GMII/RGMII/MII receive clock. Provides the timing reference for all rx related signals. The values of gm_rx_d[7:0], gm_rx_dv, gm_rx_err, and of m_rx_d[3:0], m_rx_en, m_rx_err are valid on the rising edge of rx_clk.

Table 56. Reset Signal

Name	I/O	Description
reset	I	Assert this signal to reset all logic in the MAC and PCS control interface. The signal must be asserted for at least three clock cycles.

6.1.1.2. Clock Enabler Signals

Table 57. Clock Enabler Signals

Name	I/O	Description
tx_clkena	I	Clock enable from the PHY IP. When you turn on the Use clock enable for MAC parameter, this signal is used together with tx_clk and tx_clk to generate 125 MHz, 25 MHz, and 2.5 MHz clocks. (15)
rx_clkena	I	Clock enable from the PHY IP. When you turn on the Use clock enable for MAC parameter, this signal is used together with tx_clk and tx_clk to generate 125 MHz, 25 MHz, and 2.5 MHz clocks. (16)

6.1.1.3. MAC Control Interface Signals

The MAC control interface is an Avalon memory-mapped slave port that provides access to the register space.

Table 58. MAC Control Interface Signals

Name	Avalon Memory- Mapped Signal Type	1/0	Description
clk	clk	I	Register access reference clock. Set the signal to a value less than or equal to 125 MHz.
reg_wr	write	I	Register write enable.
reg_rd	read	I	Register read enable.
reg_addr[7:0]	address	I	32-bit word-aligned register address.
			continued

⁽¹⁶⁾ For configurations without internal FIFO, this signal is called rx_clkena_<n>.



⁽¹⁵⁾ For configurations without internal FIFO, this signal is called tx_clkena_<n>.



Name	Avalon Memory- Mapped Signal Type	I/O	Description
reg_data_in[31:0]	writedata	I	Register write data. Bit 0 is the least significant bit.
reg_data_out[31:0]	readdata	0	Register read data. Bit 0 is the least significant bit.
reg_busy	waitreques t	0	Register interface busy. Asserted during register read or register write access; deasserted when the current register access completes. This signal can be high or low during idle cycles and reset. Therefore, the user application must not make any assumption of its assertion state during these periods.

6.1.1.4. MAC Status Signals

The MAC status signals which allow you to set the transfer mode of the Ethernet-side interface.

Table 59. MAC Status Signals

Name	I/O	Description
eth_mode	0	Ethernet mode. This signal is set to 1 when the MAC function is configured to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100 Mbps.
ena_10	0	10 Mbps enable. This signal is set to 1 to indicate that the PHY interface should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
set_1000	I	Gigabit mode selection. Can be driven to 1 by an external device, for example a PHY device, to set the MAC function to operate in gigabit. When set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored when the ETH_SPEED bit in the command_config register is set to 1.
set_10	I	10 Mbps selection. Can be driven to 1 by an external device, for example a PHY device, to indicate that the MAC function is connected to a 10-Mbps PHY device. When set to 0, the MAC function is set to operate in 100-Mbps or gigabit mode. This signal is ignored when the ETH_SPEED or ENA_10 bit in the command_config register is set to 1. The ENA_10 bit has a higher priority than this signal.

6.1.1.5. MAC Receive Interface Signals

Table 60. MAC Receive Interface Signals

Name	Avalon Streaming Signal Type	I/O	Description
Avalon Streaming Signa	ls		
ff_rx_clk (In Platform Designer: receive_clock_conne ction)	clk	I	Receive clock. All signals on the Avalon streaming receive interface are synchronized on the rising edge of this clock. Set this clock to the frequency required to get the desired bandwidth on this interface. This clock can be completely independent from rx_clk.
ff_rx_dval	valid	0	Receive data valid. When asserted, this signal indicates that the data on the following signals are valid: ff_rx_data[(DATAWIDTH -1):0], ff_rx_sop, ff_rx_eop, rx_err[5:0], rx_frm_type[3:0], and rx_err_stat[17:0].
continued			





Name	Avalon Streaming Signal Type	I/O	Description
<pre>ff_rx_data [(DATAWIDTH-1):0]</pre>	data	0	Receive data. When DATAWIDTH is 32, the first byte received is ff_rx_data[31:24] followed by ff_rx_data[23:16] and so forth.
ff_rx_mod[1:0]	empty	0	Receive data modulo. Indicates invalid bytes in the final frame word: • 11: ff_rx_data[23:0] is not valid • 10: ff_rx_data[15:0] is not valid • 01: ff_rx_data[7:0] is not valid • 00: ff_rx_data[31:0] is valid This signal applies only when DATAWIDTH is set to 32.
ff_rx_sop	startofpac ket	0	Receive start of packet. Asserted when the first byte or word of a frame is driven on ff_rx_data[(DATAWIDTH-1):0].
ff_rx_eop	endofpacke t	0	Receive end of packet. Asserted when the last byte or word of frame data is driven on ff_rx_data[(DATAWIDTH-1):0].
ff_rx_rdy	ready	I	Receive application ready. Assert this signal on the rising edge of ff_rx_clk when the user application is ready to receive data from the MAC function.
rx_err[5:0]	error	0	Receive error. Asserted with the final byte in the frame to indicate that an error was detected when receiving the frame. See rx_err Bit Description for the bit description.
Component-Specific Sig	gnals		
ff_rx_dsav	_	0	Receive frame available. When asserted, this signal indicates that the internal receive FIFO buffer contains some data to be read but not necessarily a complete frame. The user application may want to start reading from the FIFO buffer. This signal remains deasserted in the store and forward mode.
rx_frm_type[3:0]	_	0	Frame type. See rx_frm_type Bit Description for the bit description.
ff_rx_a_full	_	0	Asserted when the FIFO buffer reaches the almost-full threshold.
ff_rx_a_empty	_	0	Asserted when the FIFO buffer goes below the almost-empty threshold.
rx_err_stat[17:0]	_	0	<pre>rx_err_stat[17]: One indicates that the receive frame is a stacked VLAN frame. rx_err_stat[16]: One indicates that the receive frame is either a VLAN or stacked VLAN frame. rx_err_stat[15:0]: The value of the length/type field of the receive frame.</pre>

Table 61. rx_frm_type Bit Description

Bit	Description
3	Indicates VLAN frames. Asserted with ff_{rx_sop} and remains asserted until the end of the frame.
2	Indicates broadcast frames. Asserted with ff_{rx_sop} and remains asserted until the end of the frame.
1	Indicates multicast frames. Asserted with ff_{rx_sop} and remains asserted until the end of the frame.
0	Indicates unicast frames. Asserted with $ff_{rx_{sop}}$ and remains asserted until the end of the frame.



Table 62. rx_err Bit Description

Bit	Description
5	Collision error. Asserted when the frame was received with a collision.
4	Corrupted receive frame caused by PHY or PCS error. Asserted when the error is detected on the MII/GMII/RGMII.
3	Truncated receive frame. Asserted when the receive frame is truncated due to an overflow in the receive FIFO buffer.
2 (17)	CRC error. Asserted when the frame is received with a CRC-32 error. This error bit applies only to frames with a valid length. Refer to Length Checking on page 43.
1 (17)	Invalid length error. Asserted when the receive frame has an invalid length as defined by the IEEE Standard 802.3. For more information on the frame length, refer to Length Checking on page 43.
0	Receive frame error. Indicates that an error has occurred. It is the logical OR of rx_err[5:1].

6.1.1.6. MAC Transmit Interface Signals

Table 63. MAC Transmit Interface Signals

Name	Avalon Streaming Signal Type	I/O	Description
Avalon Streaming Signa	ls		
ff_tx_clk (In Platform Designer: transmit_clock_conn ection)	clk	I	Transmit clock. All transmit signals are synchronized on the rising edge of this clock. Set this clock to the required frequency to get the desired bandwidth on the Avalon streaming transmit interface. This clock can be completely independent from tx_clk.
ff_tx_wren	valid	I	Transmit data write enable. Assert this signal to indicate that the data on the following signals are valid: ff_tx_data[(DATAWIDTH-1):0], ff_tx_sop, and ff_tx_eop. In cut-through mode, keep this signal asserted throughout the frame transmission. Otherwise, the frame is truncated and forwarded to the Ethernet-side interface with an error.
<pre>ff_tx_data[(DATAWID TH-1):0]</pre>	data	I	Transmit data. DATAWIDTH can be either 8 or 32 depending on the FIFO data width configured. When DATAWIDTH is 32, the first byte transmitted is $ff_tx_data[31:24]$ followed by $ff_tx_data[23:16]$ and so forth.
ff_tx_mod[1:0]	empty	I	Transmit data modulo. Indicates invalid bytes in the final frame word: • 11: ff_tx_data[23:0] is not valid • 10: ff_tx_data[15:0] is not valid • 01: ff_tx_data[7:0] is not valid • 00: ff_tx_data[31:0] is valid This signal applies only when DATAWIDTH is set to 32.
ff_tx_sop	startofpac ket	I	Transmit start of packet. Assert this signal when the first byte in the frame (the first byte of the destination address) is driven on ff_tx_data.
			continuea

⁽¹⁷⁾ Bits 1 and 2 are not mutually exclusive. Ignore CRC error $rx_err[2]$ signal if it is asserted at the same time as the invalid length error $rx_err[1]$ signal.





Name	Avalon Streaming Signal Type	I/O	Description		
ff_tx_eop	endofpacke t	I	Transmit end of packet. Assert this signal when the last byte in the frame (the last byte of the FCS field) is driven on ff_tx_data.		
ff_tx_err	error	I	Transmit frame error. Assert this signal with the final byte in the frame to indicate that the transmit frame is invalid. The MAC function forwards the invalid frame to the GMII with an error.		
ff_tx_rdy	ready	0	MAC ready. When asserted, the MAC function is ready to accept data from the user application.		
Component-Specific Signals					
ff_tx_crc_fwd	_	I	Transmit CRC insertion. Set this signal to 0 when ff_tx_eop is set to 1 to instruct the MAC function to compute a CRC and insert it into the frame. If this signal is set to 1, the user application is expected to provide the CRC.		
tx_ff_uflow	_	0	Asserted when an underflow occurs on the transmit FIFO buffer.		
ff_tx_septy	_	0	Deasserted when the FIFO buffer is filled to or above the section- empty threshold defined in the tx_section_empty register. User applications can use this signal to indicate when to stop writing to the FIFO buffer and initiate backpressure.		
ff_tx_a_full	_	0	Asserted when the transmit FIFO buffer reaches the almost- full threshold.		
ff_tx_a_empty	_	0	Asserted when the transmit FIFO buffer goes below the almost-empty threshold.		

6.1.1.7. Pause and Magic Packet Signals

The pause and magic packet signals are component-specific signals.

 Table 64.
 Pause and Magic Packet Signals

Name	I/O	Description
xon_gen	I	Assert this signal for at least 1 tx_clk clock cycle to trigger the generation of a pause frame with a 0 pause quanta. The MAC function generates the pause frame independent of the status of the receive FIFO buffer. This signal is not in use in the following conditions: Ignored when the xon_gen bit in the command_config register is set to 1. Absent when the Enable full duplex flow control option is turned off.
xoff_gen	I	Assert this signal for at least one tx_clk clock cycle to trigger the generation of a pause frame with a pause quanta configured in the pause_quant register. The MAC function generates the pause frame independent of the status of the receive FIFO buffer. This signal is not in use in the following conditions: Ignored if the xoff_gen bit in the command_config register is set to 1. Absent when the Enable full duplex flow control option is turned off.
magic_sleep_n	I	Assert this active-low signal to put the node into a power-down state. If magic packets are supported (the MAGIC_ENA bit in the command_config register is set to 1), the receiver logic stops writing data to the receive FIFO buffer and the magic packet detection logic is enabled. Setting this signal to 1 restores the normal frame reception mode.
	•	continued



Name	I/O	Description
		This signal is present only if the Enable magic packet detection option is turned on.
magic_wakeup	0	If the MAC function is in the power-down state, the MAC function asserts this signal to indicate that a magic packet has been detected and the node is requested to restore its normal frame reception mode. This signal is present only if the Enable magic packet detection option is turned on.

6.1.1.8. MII/GMII/RGMII Signals

Table 65. GMII/RGMII/MII Signals

Name	I/O	Description
GMII Transmit		
gm_tx_d[7:0]	I	GMII transmit data bus.
gm_tx_en	0	Asserted to indicate that the data on the GMII transmit data bus is valid.
gm_tx_err	0	Asserted to indicate to the PHY that the frame sent is invalid.
GMII Receive		
gm_rx_d[7:0]	I	GMII receive data bus.
gm_rx_dv	I	Assert this signal to indicate that the data on the GMII receive data bus is valid. Keep this signal asserted during frame reception, from the first preamble byte until the last byte of the CRC field is received.
gm_rx_err	I	The PHY asserts this signal to indicate that the receive frame contains errors.
RGMII Transmit	•	
rgmii_out[3:0]	0	RGMII transmit data bus. Drives $gm_tx_d[3:0]$ on the positive edge of tx_clk and $gm_tx_d[7:4]$ on the negative edge of tx_clk .
tx_control	0	Control output signal. Drives gm_tx_en on the positive edge of tx_clk and a logical derivative of (gm_tx_en XOR gm_tx_err) on the negative edge of tx_clk.
RGMII Receive	•	
rgmii_in[3:0]	I	RGMII receive data bus. Expects $gm_rx_d[3:0]$ on the positive edge of rx_clk and $gm_rx_d[7:4]$ on the negative edge of rx_clk .
rx_control	I	RGMII control input signal. Expects <code>gm_rx_dv</code> on the positive edge of <code>rx_clk</code> and a logical derivative of (<code>gm_rx_dv</code> XOR <code>gm_rx_err</code>) on the negative edge of <code>rx_clk</code> .
MII Transmit		
m_tx_d[3:0]	0	MII transmit data bus.
m_tx_en	0	Asserted to indicate that the data on the MII transmit data bus is valid.
m_tx_err	0	Asserted to indicate to the PHY device that the frame sent is invalid.
MII Receive		
m_rx_d[3:0]	I	MII receive data bus.
m_rx_en	I	Assert this signal to indicate that the data on the MII receive data bus is valid. Keep this signal asserted during frame reception, from the first preamble byte until the last byte of the CRC field is received.
	,	continued





Name	I/O	Description
m_rx_err	I	The PHY asserts this signal to Indicate that the receive frame contains errors.
MII PHY Status		
m_rx_col	I	Collision detection. The PHY asserts this signal to indicate a collision during frame transmission. This signal is not used in full- duplex or gigabit mode.
m_rx_crs	I	Carrier sense detection. The PHY asserts this signal to indicate that it has detected transmit or receive activity on the Ethernet line. This signal is not used in full-duplex or gigabit mode.

6.1.1.9. PHY Management Signals

Table 66. PHY Management Interface Signals

Name	I/O	Description
mdio_in	I	Management data input.
mdio_out	0	Management data output.
mdio_oen	0	An active-low signal that enables mdio_in or mdio_out. For more information about the MDIO connection, refer to MDIO Connection on page 55.
mdc	0	Management data clock. Generated from the Avalon memory-mapped interface clock signal, clk. Specify the division factor using the Host clock divisor parameter such that the frequency of this clock does not exceed 2.5 MHz. For more information about the parameters, refer to Ethernet MAC Options on page 28. A data bit is shifted in/out on each rising edge of this clock. All fields are shifted in and out starting from the most significant bit.

6.1.1.10. ECC Status Signals


Table 67. ECC Status Signals

Name	I/O	Description
mac_eccstatus[1:0]	0	Indicates the ECC status. This signal is synchronized to the reg_clk clock domain. 11: An uncorrectable error occurred and the error data appears at the output. 10: A correctable error occurred and the error has been corrected at the output. However, the memory array has not been updated. 01: Not valid. 00: No error.



6.1.2. 10/100/1000 Multiport Ethernet MAC Signals

Figure 49. 10/100/1000 Multiport Ethernet MAC Function without Internal FIFO Buffers Signals



6.1.2.1. Multiport MAC Clock and Reset Signals

Table 68. Clock Signals

Name	Avalon Streaming Signal Type	I/O	Description
mac_rx_clk_n	clk	0	Receive MAC clock (2.5/25/125 MHz) for the Avalon streaming receive data and receive packet classification interfaces.
mac_tx_clk_n	clk	0	Transmit MAC clock (2.5/25/125 MHz) for the Avalon streaming transmit data interface.





6.1.2.2. Multiport MAC Receive Interface Signals

Table 69. MAC Receive Interface Signals

Name	Avalon Streaming Signal Type	I/O	Description
data_rx_valid_n	valid	0	Receive data valid. When asserted, this signal indicates that the data on the following signals are valid: data_rx_data_n, data_rx_sop_n, data_rx_eop_n, and data_rx_error_n.
data_rx_data_n[7:0]	data	0	Receive data.
data_rx_sop_n	startofpac ket	0	Receive start of packet. Asserted when the first byte or word of a frame is driven on data_rx_data_n.
data_rx_eop_n	endofpacke t	0	Receive end of packet. Asserted when the last byte or word of frame data is driven on data_rx_data_n.
data_rx_ready_n	ready	I	Receive application ready. Assert this signal on the rising edge of data_rx_clk_n when the user application is ready to receive data from the MAC function. If the user application is not ready to receive data, the packet is dropped or truncated with an error.
data_rx_error_n[4:0]	error	0	Receive error. Asserted with the final byte in the frame to indicate that an error was detected when receiving the frame. For the description of each bit, refer to the description of bits 5 to 1 in MAC Receive Interface Signals on page 112 . Bit 4 of this signal maps to bit 5 in the table and so forth.

6.1.2.3. Multiport MAC Transmit Interface Signals

Table 70. MAC Transmit Interface Signals

Name	Avalon Streaming Signal Type	I/O	Description		
Avalon Streaming Signa	ls				
data_tx_valid_n	valid	I	Transmit data valid. Assert this signal to indicate that the data on the following signals are valid: data_tx_data_n, data_tx_sop_n, data_tx_eop_n, and data_tx_error_n.		
data_tx_data_n[7:0]	data	I	Transmit data.		
data_tx_sop_n	startofpac ket	I	Transmit start of packet. Assert this signal when the first byte in the frame is driven on data_tx_data_n.		
data_tx_eop_n	endofpacke t	I	Transmit end of packet. Assert this signal when the last byte in the frame (the last byte of the FCS field) is driven on data_tx_data_n.		
data_tx_error_n[4:0]	error	I	Transmit frame error. Assert this signal with the final byte in the frame to indicate that the transmit frame is invalid. The MAC function then forwards the frame to the GMII with error.		
data_tx_ready_n	ready	0	MAC ready. When asserted, this signal indicates that the MAC function is ready to accept data from the user application.		
Component-Specific Sig	Component-Specific Signal				
tx_crc_fwd_n	_	I	Transmit CRC insertion. Assert this active-low signal when data_tx_eop_n is asserted for the MAC function to compute the CRC and insert it into the frame. Otherwise, the user application is expected to provide the CRC.		



6.1.2.4. Multiport MAC Packet Classification Signals

The MAC packet classification interface is an Avalon streaming source port that streams out receive packet classifications.

Table 71. MAC Packet Classification Signals

Name	Avalon Streaming Signal Type	I/O	Description
pkt_class_valid_n	valid	0	When asserted, this signal indicates that the data on the following signals are valid: data_tx_data_n, data_tx_sop_n, data_tx_eop_n, and data_tx_error_n.
pkt_class_data_n[4:0]	data	0	Classification presented at the beginning of each packet: Bit 4—Set to 1 for unicast frames. Bit 3—Set to 1 for broadcast frames. Bit 2—Set to 1 for multicast frames. Bit 1—Set to 1 for VLAN frames. Bit 0—Set to 1 for stacked VLAN frames.

6.1.2.5. Multiport MAC FIFO Status Signals

The MAC FIFO status interface is an Avalon streaming sink port which streams in information on the fill level of the external FIFO buffer to the MAC function.

Table 72. MAC FIFO Status Signals

Signal Name	Avalon Streaming Signal Type	I/O	Description
rx_afull_valid_n	valid	I	Assert this signal to indicate that the fill level of the external FIFO buffer, rx_afull_data_n[1:0], is valid.
rx_afull_data_n[1:0]	data	I	Carries the fill level of the external FIFO buffer:
rx_afull_channel[(C HANNEL_WIDTH-1):0]	channel	I	The port number the status applies to.
rx_afull_clk	clk	I	The clock that drives the MAC FIFO status interface.

Table 73. References

Interface Signal	Section	
Clock and reset signals	Clock and Reset Signals on page 110	
MAC control interface	MAC Control Interface Signals on page 111	
MAC transmit interface	MAC Transmit Interface Signals on page 114	
MAC receive interface	MAC Receive Interface Signals on page 112	
Status signals	MAC Status Signals on page 112	
Pause and magic packet signals	Pause and Magic Packet Signals on page 115	
	continue	ed






Interface Signal	Section
MII/GMII/RGMII interface	MII/GMII/RGMII Signals on page 116
PHY management signals	PHY Management Signals on page 117
ECC status signals	ECC Status Signals on page 117

6.1.3. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS Signals

Figure 50. 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers, with 1000BASE-X/SGMII PCS Signals



Note

(1) The DATAWIDTH value depends on the FIFO width that you select in the parameter editor. Options available are 8 and 32 bits.



6.1.3.1. TBI Interface Signals

If the core variation does not include an embedded PMA, the PCS block provides a 125-MHz ten-bit interface (TBI) to an external SERDES chip.

Table 74. TBI Interface Signals for External SERDES Chip

Name	I/O	Description
tbi_tx_d[9:0]	0	TBI transmit data. The PCS function transmits data on this bus synchronous to tbi_tx_clk.
tbi_tx_clk	I	125-MHz TBI transmit clock from external SERDES, typically sourced by the local reference clock oscillator.
tbi_rx_clk	I	125-MHz TBI receive clock from external SERDES, typically sourced by the line clock recovered from the encoded line stream.
tbi_rx_d[9:0]	I	TBI receive data. This bus carries the data from the external SERDES. Synchronize the bus with tbi_rx_clk. The data can be arbitrary aligned.

6.1.3.2. Status LED Control Signals

Table 75. Status LED Interface Signals

Name	I/O	Description	
led_link	0	When asserted, this signal indicates a successful link synchronization.	
led_panel_link	0	When asserted, this signal indicates the following behave	rior:
		Mode	Signal Behavior
		1000 Base-X without auto negotiation	Similar to led_link
		SGMII mode without auto negotiation	Similar to led_link
		1000 Base-X with auto negotiation	Similar to led_an
		SGMII mode with MAC mode auto negotiation	Similar to led_an and partner_ability [15]
		SGMII mode with PHY mode auto negotiation	Similar to led_an and dev_ability [15]
led_crs	0	When asserted, this signal indicates some activities on to paths. When deasserted, it indicates no traffic on the paths.	
led_col	0	When asserted, this signal indicates that a collision was transmission. This signal is always deasserted when the standard 1000BASE-X mode or in full-duplex mode whe	PCS function operates in
led_an	0	Auto-negotiation status. The PCS function asserts this s negotiation completes.	ignal when an auto-
led_char_err	0	10-bit character error. Asserted for one tbi_rx_clk cycle when an erroneous 10-bit character is detected.	
led_disp_err	0	10-bit running disparity error. Asserted for one tbi_rx error is detected. A running disparity error indicates that and perhaps the current received group had an error.	





6.1.3.3. SERDES Control Signals

Table 76. SERDES Control Signal

Name	I/O	Description
powerdown	0	Power-down enable. Asserted when the PCS function is in power-down mode; deasserted when the PCS function is operating in normal mode. This signal is implemented only when an external SERDES is used.
sd_loopback	0	SERDES Loopback Control. Asserted when the PCS function operates in loopback mode. You can use this signal to configure an external SERDES device to operate in loopback mode.

6.1.3.4. ECC Status Signals

Table 77. ECC Status Signals


Name	I/O	Description
pcs_eccstatus[1:0]	0	Indicates the ECC status. This signal is synchronized to the reg_clk clock domain. 11: An uncorrectable error occurred and the error data appears at the output. 10: A correctable error occurred and the error has been corrected at the output. However, the memory array has not been updated. 01: Not valid. 00: No error.

For more information on the signals, refer to the respective sections shown in References.



6.1.4. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (E-Tile)

Figure 51. 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers, and 1000BASE-X/SGMII 2XTBI PCS Signals With Embedded PMA Signals (E-Tile)



Note

(1) The DATAWIDTH value depends on the FIFO width that you select in the parameter editor. Options available are 8 and 32 bits.

Table 78. References

Interface Signal	Section
Reset signals	Reset Signals
MAC control interface signals	MAC Control Interface Signals on page 111
Pause and magic packet signals	Pause and Magic Packet Signals on page 115
	continued



Interface Signal	Section
Status LED control signals	Status LED Control Signals on page 122
MAC transmit interface signals	MAC Transmit Interface Signals on page 114
MAC receive interface signals	MAC Receive Interface Signals on page 112
PHY management	PHY Management Signals on page 117
IEEE 1588v2 Time-of-Day (TOD) clock	IEEE 1588v2 Time-of-Day (TOD) Clock Interface Signals on page 146
IEEE 1588v2 PCS phase management clock	IEEE 1588v2 PCS Phase Measurement Clock Signal on page 146
IEEE 1588v2 TX insert control timestamp interface signals	IEEE 1588v2 TX Insert Control Timestamp Signals on page 145
IEEE 1588v2 TX timestamp request signals	IEEE 1588v2 TX Timestamp Request Signals on page 144
IEEE 1588v2 TX timestamp interface signals	IEEE 1588v2 TX Timestamp Signals on page 144
IEEE 1588v2 RX timestamp interface signals	IEEE 1588v2 RX Timestamp Signals on page 143

6.1.4.1. GMII Clock Signals

Table 79. GMII Clocks

Name	I/O	Description
rx_clk_125	I	125 MHz receive clock for the RX datapath on MAC side
tx_clk_125	I	125 MHz transmit clock for the TX datapath on MAC side.
<pre>rx_clk_62_5 (In Platform Designer: pcs_receive_clock_half_connection)</pre>	I	62.5 MHz receive clock for the RX datapath on PCS side. Altera recommends that this clock and rx_clk_125 share the same clock source. This clock must be synchronous to rx_clk_125 . Their rising edges must align and must have 0 ppm and phase shift.
tx_clk_62_5 (In Platform Designer: pcs_transmit_clock_half_connection)	I	62.5 MHz transmit clock for the TX datapath on PCS side. Altera recommends that this clock and tx_clk_125 share the same clock source. This clock must be synchronous to tx_clk_125 . Their rising edges must align and must have 0 ppm and phase shift.

For more information about the clock signals, refer to Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA on page 173.

6.1.4.2. E-Tile Transceiver Native PHY Signals

Table 80. E-Tile Transceiver Native PHY Signals

Name	I/O	Description
pll_refclk0	I	Reference clock for the E-tile Native PHY transceiver. Set this clock to 156.25 MHz.
rx_serial_data	I	Positive signal for the receiver serial data.
rx_serial_data_n	I	Negative signal for the receiver serial data.
rx_is_lockedtodata	0	When asserted, this signal indicates that the CDR PLL is locked to the incoming rx_serial data.
tx_serial_data	0	Positive signal for the transmitter serial data.
		continued





Name	I/O	Description
tx_serial_data_n	0	Negative signal for the transmitter serial data.
rx_ready	0	Status signal from E-Tile Native PHY. It is asserted when Native PHY RX datapath resets sequencing is complete.
tx_ready	0	Status signal from E-Tile Native PHY. It is asserted when Native PHY TX datapath resets sequencing is complete.

Note:

For Stratix 10 E-Tile and Agilex 7 devices, the reconfig_avmm interface signals are present when the reconfiguration feature is enabled. Refer to the *E-Tile Transceiver PHY User Guide* for more information on the interface signals.

Related Information

E-Tile Transceiver PHY User Guide





6.1.5. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS Signals

Figure 52. 10/100/1000 Ethernet MAC Function Without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS Signals




Table 81. References

Interface Signal	Section	
Clock and reset signals	Reset Signals	
MAC receive interface signals	Multiport MAC Receive Interface Signals	
MAC transmit interface signals	Multiport MAC Transmit Interface Signals	
		continued



Interface Signal	Section
MAC packet classification signals	Multiport MAC Packet Classification Signals
MAC FIFO status signals	Multiport MAC FIFO Status Signals
Magic packet signals	Pause and Magic Packet Signals
Status LED signals	Status LED Control Signals
MAC control interface signals	MAC Control Interface Signals
Ten-bit interface signals	TBI Interface Signals



6.1.6. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2 and 1000BASE-X/SGMII 2XTBI PCS Signals

Figure 53. 10/100/1000 Ethernet MAC Function Without Internal FIFO Buffers with IEEE 1588v2 and 1000BASE-X/SGMII 2XTBI PCS Signals






Table 82. References

Interface Signal	Section
Clock and reset signals	Reset Signals
MAC receive interface signals	Multiport MAC Receive Interface Signals
MAC transmit interface signals	Multiport MAC Transmit Interface Signals
MAC packet classification signals	Multiport MAC Packet Classification Signals
MAC FIFO status signals	Multiport MAC FIFO Status Signals
Magic packet signals	Pause and Magic Packet Signals
Status LED signals	Status LED Control Signals
MAC control interface signals	MAC Control Interface Signals
Ten-bit interface signals	TBI Interface Signals
IEEE 1588v2 RX timestamp signals	IEEE 1588v2 RX Timestamp Signals
IEEE 1588v2 TX timestamp signals	IEEE 1588v2 TX Timestamp Signals
IEEE 1588v2 TX timestamp request signals	IEEE 1588v2 TX Timestamp Request Signals
IEEE 1588v2 TX insert control timestamp signals	IEEE 1588v2 TX Insert Control Timestamp Signals
IEEE 1588v2 TOD clock interface signals	IEEE 1588v2 Time-of-Day (TOD) Clock Interface Signals
IEEE 1588v2 PCS phase measurement clock signal	IEEE 1588v2 PCS Phase Measurement Clock Signal



6.1.7. 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2, 1000BASE-X/SGMII 2XTBI PCS, SGMII Bridge, and Deterministic Latency Signals

Figure 54. 10/100/1000 Ethernet MAC Function Without Internal FIFO Buffers with IEEE 1588v2, 1000BASE-X/SGMII 2XTBI PCS, SGMII Bridge, and Deterministic Latency Signals






Table 83. References

Interface Signal	Section
Clock and reset signals	Reset Signals
MAC receive interface signals	Multiport MAC Receive Interface Signals
MAC transmit interface signals	Multiport MAC Transmit Interface Signals
MAC packet classification signals	Multiport MAC Packet Classification Signals
MAC FIFO status signals	Multiport MAC FIFO Status Signals
Magic packet signals	Pause and Magic Packet Signals
Status LED signals	Status LED Control Signals
MAC control interface signals	MAC Control Interface Signals
Ten-bit interface signals	TBI Interface Signals
IEEE 1588v2 RX timestamp signals	IEEE 1588v2 RX Timestamp Signals
IEEE 1588v2 TX timestamp signals	IEEE 1588v2 TX Timestamp Signals
IEEE 1588v2 TX timestamp request signals	IEEE 1588v2 TX Timestamp Request Signals
IEEE 1588v2 TX insert control timestamp signals	IEEE 1588v2 TX Insert Control Timestamp Signals
IEEE 1588v2 TOD clock interface signals	IEEE 1588v2 Time-of-Day (TOD) Clock Interface Signals
IEEE 1588v2 PCS phase measurement clock signal	IEEE 1588v2 PCS Phase Measurement Clock Signal

6.1.7.1. Deterministic Latency Clock Signals

Table 84. Deterministic Latency Clock Signals

Name	I/O	Width	Description
i_dl_sampling_clk	I	1	Sampling clock for deterministic latency logic. The default frequency value is 228.571429 MHz.

6.1.7.2. Deterministic Latency Datapath Signals

Table 85. Deterministic Latency Clock Signals

Name	I/O	Width	Description
o_sl_tx_pma	0	80	TX data to E-Tile Native PHY (PMA side). Connect this signal to tx_parallel_data of E-Tile Native PHY.
i_sl_rx_pma	I	80	RX data from E-Tile Native PHY (PMA side). Connect this signal to rx_parallel_data of E-Tile Native PHY.

Related Information

Port Information, E-Tile Transceiver PHY User Guide

Details on port information in the E-Tile Transceiver PHY User Guide.





6.1.7.3. Deterministic Latency Control and Status Interface Signals

Table 86. Deterministic Latency Control and Status Interface Signals

Name	I/O	Width	Description
i_sl_rx_hard_fifo_pempt Y	I	1	PMA RX FIFO partial empty status signal. This signal asserts when the fill level reaches the number of unwritten entries in the FIFO buffer before the buffer is empty.
o_sl_hard_fifo_rd_en	0	1	Read enable signal to the PMA. When asserted, this signal indicates that the data can be read from the RX PMA interface.
i_tx_pma_ready	I	1	Ready status signal of the transmitter PMA.
i_rx_pma_ready	I	1	Ready status signal of the receiver PMA.
i_tx_ready	I	1	Ready status signal of the TX transceiver channel.
i_rx_ready	I	1	Ready status signal of the RX transceiver channel.

6.1.7.4. Deterministic Latency Interface Signals

Table 87. Deterministic Latency Interface Signals

Name	I/O	Width	Description
o_sl_latency_sclk	0	1	This signal is mapped to latency_sclk of E-Tile Native PHY IP. Clock signal for latency measurement of the deterministic latency (DL) application.
			The TX and RX asynchronous pulse is output from this signal in the DL module.
			This signal is wired to TX and RX asynchronous pulse path in the Native PHY, and is used to determine the round-trip delay of the asynchronous-pulse path. Dividing the round-trip delay by 2 gives the 1-way delay of the asynchronous pulse.
o_sl_tx_rx_dl_measure_s el	0	1	Multiplexer select signal for the transmitter and receiver latency measurement. This signal is mapped to both tx_dl_measure_sel and rx_dl_measure_sel of E-Tile Native PHY IP. 1 is for the datapath latency. 0 is for the wire delay.
i_sl_tx_dl_async_pulse	I	1	Asynchronous input pulse signal for the transmitter latency measurement of the deterministic latency application. This signal is mapped to tx_dl_async_pulse of E-Tile Native PHY IP.
i_sl_rx_dl_async_pulse	I	1	Asynchronous input pulse signal for the receiver latency measurement of the deterministic latency application. This signal is mapped to rx_dl_async_pulse of E-Tile Native PHY IP.

6.1.7.5. IEEE 1588v2 PCS TX PTP Alignment Interface Signals

Table 88. IEEE 1588v2 PCS TX PTP Alignment Interface Signals

Name	I/O	Width	Description
tx_ptp_alignment	I	1	Unused. Tie off this signal with 1'b0.



6.1.8. 10/100/1000 Multiport Ethernet MAC with 1000BASE-X/SGMII PCS Signals

Figure 55. 10/100/1000 Multiport Ethernet MAC Function without Internal FIFO Buffers with 1000BASE-X/SGMII PCS Signals




Table 89. References

Interface Signal	Section
Clock and reset signals	Clock and Reset Signals
MAC control interface signals	MAC Control Interface Signals
MAC transmit interface signals	MAC Transmit Interface Signals
MAC receive interface signals	MAC Receive Interface Signals
	continued



Interface Signal	Section
MAC packet classification signals	Multiport MAC Packet Classification Signals
MAC FIFO status signals	Multiport MAC FIFO Status Signals
Pause and magic packet signals	Pause and Magic Packet Signals
PHY management signals	PHY Management Signals
Ten-bit interface signals	TBI Interface Signals
Status LED signals	Status LED Control Signals
SERDES control signals	SERDES Control Signals



6.1.9. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS Signals

Figure 56. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII TBI (LCDS I/O only) PCS Signals




Table 90. References

Interface Signal	Section
Clock and reset signals	Clock and Reset Signals (with FIFO) Multiport MAC Clock and Reset Signals (without FIFO)
MAC control interface	MAC Control Interface Signals
MAC transmit interface	MAC Transmit Interface Signals (with FIFO) Multiport MAC Transmit Interface Signals (without FIFO)
	continued



Interface Signal	Section
MAC receive interface	MAC Receive Interface Signals (with FIFO) Multiport MAC Receive Interface Signals (without FIFO)
MAC packet classification signals	Multiport MAC Packet Classification Signals
MAC FIFO status signals	Multiport MAC FIFO Status Signals
Pause and magic packet signals	Pause and Magic Packet Signals
PHY management signals	PHY Management Signals
Ten-bit interface signals	TBI Interface Signals
Status LED control signals	Status LED Control Signals
Ten-bit converter interface signals	TBI Converter Interface Signals

6.1.9.1. LVDS I/O Related Interface Signals

For LVDS I/O related interface signals, refer to *Stratix 10 High-Speed LVDS I/O User Guide*.


Related Information

Stratix 10 High-Speed LVDS I/O User Guide



6.1.10. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals

Figure 57. 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers, and 1000BASE-X/SGMII PCS With Embedded PMA Signals



Note:

(1) The SERDES control signals are present in variations targeting devices with GX transceivers.

For device families prior to the Stratix V device, the reconfiguration signals—reconfig_clk, reconfig_togxb, and reconfig_fromgxb—are always present in the interface.

For Stratix V GX device, the reconfiguration signals—reconfig_togxb and reconfig_fromgxb—are always present in the interface. The reconfig_dk reconfiguration signal is embedded in the reconfig togxb reconfiguration signal.

For Arria 10 GX device, the reconfig_avmm interface signal is present when reconfiguration feature is enabled.

(2) The DATAWIDTH value depends on the FIFO width that you select in the parameter editor. Options available are 8 and 32 bits.

6.1.10.1. 1.25 Gbps Serial Interface

If the variant includes an embedded PMA, the PMA provides a 1.25-GHz serial interface.





Table 91. 1.25 Gbps MDI Interface Signals

Name	I/O	Description
ref_clk	I	125 MHz local reference clock oscillator.
rx_p	I	Serial Differential Receive Interface.
tx_p	0	Serial Differential Transmit Interface.

6.1.10.2. Transceiver Native PHY Signal

Table 92. Transceiver Native PHY Signal

Name	I/O	Description
cdr_ref_clk_n	I	Port to connect the RX PLL reference clock with a frequency of 125 MHz when you enable SyncE support.

6.1.10.3. Arria 10 Transceiver Native PHY Signals

Table 93. Arria 10 Transceiver Native PHY Signals

Name	I/O	Description	
tx_serial_clk	I	Serial clock input from the transceiver PLL. The frequency of this clock is 1250 MHz and the division factor is fixed to divide by 2.	
rx_cdr_refclk	I	Reference clock input to the receive clock data recovery (CDR) circuitry. The frequency of this clock is 125 MHz.	
tx_analogreset	I	Resets the analog transmit portion of the transceiver PHY.	
tx_digitalreset	I	Resets the digital transmit portion of the transceiver PHY.	
rx_analogreset	I	Resets the analog receive portion of the transceiver PHY.	
rx_digitalreset	I	Resets the digital receive portion of the transceiver PHY.	
tx_cal_busy	0	When asserted, this signal indicates that the transmit channel is being calibrated	
rx_cal_busy	0	When asserted, this signal indicates that the receive channel is being calibrated	
rx_set_locktodata	I	Force the receiver CDR to lock to the incoming data.	
rx_set_locktoref	I	Force the receiver CDR to lock to the phase and frequency of the input reference clock.	
rx_is_lockedtodata	0	When asserted, this signal indicates that the CDR PLL is locked to the incoming data rx_serial_data.	
rx_is_lockedtoref	0	When asserted, this signal indicates that the CDR PLL is locked to the incoming reference clock, rx_cdr_refclk.	

Related Information

Arria 10 Transceiver PHY User Guide

More information about Gigabit Ethernet (GbE) and GbE with 1588, the connection guidelines for a PHY design, and how to implement GbE/GbE with 1588 in Arria 10 transceivers.

6.1.10.4. SERDES Control Signals

These signals apply only to PMA blocks implemented in devices with GX transceivers.



Table 94. SERDES Control Signal

Name	I/O	Description
rx_recovclkout	0	Recovered clock from the PMA block.
pcs_pwrdn_out	0	Power-down status. Asserted when the PCS function is in power-down mode; deasserted when the PCS function is operating in normal mode. This signal is implemented only when an internal SERDES is used with the option to export the power-down signal. This signal is not present in PMA blocks implemented in Arria 10, Stratix V, Arria V, and Arria V devices with GX transceivers.
gxb_pwrdn_in	I	Power-down enable. Assert this signal to power down the transceiver quad block. This signal is implemented only when an internal SERDES is used with the option to export the power-down signal. This signal is not present in PMA blocks implemented in Arria 10, Stratix V, Arria V, and Arria V devices with GX transceivers.
gxb_cal_blk_clk	I	Calibration block clock for the ALT2GXB module (SERDES). This clock is typically tied to the 125 MHz ref_clk. Only implemented when an internal SERDES is used. This signal is not present in PMA blocks implemented in Arria 10, Stratix V, Arria V, and Cyclone V devices with GX transceivers.
reconfig_clk	I	Reference clock for the dynamic reconfiguration controller. If you use a dynamic reconfiguration controller in your design to dynamically control the transceiver, both the reconfiguration controller and the IP require this clock. This clock must operate between 37.5–50 MHz. Tie this clock low if you are not using an external reconfiguration controller. This signal is not present in PMA blocks implemented in Arria 10, Stratix V, Arria V, and Cyclone V devices with GX transceivers.
reconfig_togxb[n:0]	I	Driven from an external dynamic reconfiguration controller. Supports the selection of multiple transceiver channels for dynamic reconfiguration. For PMA blocks implemented in Stratix V devices with GX transceivers, the bus width is [139:0]. For more information about the bus width for PMA blocks implemented in each device, refer to the <i>Dynamic Reconfiguration</i> chapter of the respective device user guides.
reconfig_fromgxb[n: 0]	0	Connects to an external dynamic reconfiguration controller. The bus identifies the transceiver channel whose settings are being transmitted to the reconfiguration controller. Leave this bus disconnected if you are not using an external reconfiguration controller. For more information about the bus width for PMA blocks implemented in each device, refer to the <i>Dynamic Reconfiguration</i> chapter of the respective device user guides.
reconfig_busy	I	Driven from an external dynamic reconfiguration controller. This signal indicates the busy status of the dynamic reconfiguration controller during offset cancellation. Tie this signal to 1'b0 if you are not using an external reconfiguration controller. This signal is not present in PMA blocks implemented in Arria 10, Stratix V, Arria V, and Arria V devices with GX transceivers.

For more information on the signals, refer to the respective sections shown in References.

6.1.10.5. Altera LVDS Transmitter and Receiver Soft-CDR I/O Signals

These signals apply only to Agilex 7 devices.






Table 95. SERDES Control Signal

Name	I/O	Description
refclk	I	125 MHz local reference clock oscillator.
txp	0	Positive signal for the transmitter serial data.
txn	0	Negative signal for the transmitter serial data.
rxp	I	Positive signal for the receiver serial data.
rxn	I	Negative signal for the receiver serial data.
rx_recovclkout	0	Recovered clock from LVDS receiver core.
lvds_tx_pll_locked	0	PLL locked indicator from LVDS transmitter core.



6.1.11. 10/100/1000 Multiport Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals

Figure 58. 10/100/1000 Multiport Ethernet MAC Function without Internal FIFO Buffers, with IEEE 1588v2, 1000BASE-X/SGMII PCS and Embedded PMA Signals



Note

(1) The SERDES control signals are present in variations targeting devices with GX transceivers.

For Stratix II GX and Arria GX devices, the reconfiguration signals—reconfig_clk, reconfig_togxb, and reconfig_fromgxb—are included only when the **Enable transceiver dynamic reconfiguration**option is turned on. The reconfiguration signals—gxb_cal_blk_dk, pcs_pwrdwn_out, gxb_pwrdn_in, reconfig_clk, and reconfig_busy—are not present in variations targeting Arria 10, Stratix V, Arria V, and Cyclone V devices with GX transceivers.





Table 96. References

Interface Signal	Section
Clock and reset signals	Clock and Reset Signals
MAC control interface	MAC Control Interface Signals
MAC transmit interface	MAC Transmit Interface Signals
MAC receive interface	MAC Receive Interface Signals
MAC packet classification signals	Multiport MAC Packet Classification Signals
MAC FIFO status signals	Multiport MAC FIFO Status Signals
Pause and magic packet signals	Pause and Magic Packet Signals
PHY management signals	PHY Management Signals
1.25 Gbps serial signals	1.25 Gbps Serial Interface
Status LED control signals	Status LED Control Signals
SERDES control signals	SERDES Control Signals
Transceiver Native PHY signal	Transceiver Native PHY Signals
IEEE 1588v2 RX timestamp signals	IEEE 1588v2 RX Timestamp Signals
IEEE 1588v2 TX timestamp signals	IEEE 1588v2 TX Timestamp Signals
IEEE 1588v2 TX timestamp request signals	IEEE 1588v2 TX Timestamp Request Signals
IEEE 1588v2 TX insert control timestamp signals	IEEE 1588v2 TX Insert Control Timestamp Signals
IEEE 1588v2 TOD clock interface signals	IEEE 1588v2 Time-of-Day (TOD) Clock Interface Signals

6.1.11.1. IEEE 1588v2 RX Timestamp Signals

Table 97. IEEE 1588v2 RX Timestamp Interface Signals

Signal	I/O	Width	Description
rx_ingress_timesta mp_96b_data_n	0	96	Carries the ingress timestamp on the receive datapath. Consists of 48-bit seconds field, 32-bit nanoseconds field, and 16-bit fractional nanoseconds field. The MAC presents the timestamp for all receive frames and asserts this signal in the same clock cycle it asserts rx_ingress_timestamp_96b_valid.
rx_ingress_timesta mp_96b_valid	0	1	When asserted, this signal indicates that rx_ingress_timestamp_96b_data contains valid timestamp. For all receive frame, the MAC asserts this signal in the same clock cycle it receives the start of packet (avalon_st_rx_startofpacket is asserted).
rx_ingress_timesta mp_64b_data	0	64	Carries the ingress timestamp on the receive datapath. Consists of 48-bit nanoseconds field and 16-bit fractional nanoseconds field. The MAC presents the timestamp for all receive frames and asserts this signal in the same clock cycle it asserts rx_ingress_timestamp_64b_valid.
rx_ingress_timesta mp_64b_valid	0	1	When asserted, this signal indicates that rx_ingress_timestamp_64b_data contains valid timestamp. For all receive frame, the MAC asserts this signal in the same clock cycle it receives the start of packet (avalon_st_rx_startofpacket is asserted).





6.1.11.2. IEEE 1588v2 TX Timestamp Signals

Table 98. IEEE 1588v2 TX Timestamp Interface Signals

Signal	I/O	Width	Description
tx_egress_timestam p_96b_data_n	0	96	A transmit interface signal. This signal carries requested timestamp of transmitted frame with fingerprint tx_egress_timestamp_96b_fingerprint. Consists of 48-bit seconds field, 32-bit nanoseconds field, and 16-bit fractional nanoseconds field.
tx_egress_timestam p_96b_valid	0	1	A transmit interface signal. When asserted, this signal indicates that a timestamp is obtained and a timestamp request is valid for the particular frame. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_egress_timestam p_96b_fingerprint	0	n	Configurable width fingerprint that returns with correlated timestamps. The signal width is determined by the TSTAMP_FP_WIDTH parameter (default parameter value is 4).
tx_egress_timestam p_64b_data	0	64	A transmit interface signal. This signal requested timestamp of transmitted frame with fingerprint $tx_egress_timestamp_64b_fingerprint$. Consists of 48-bit nanoseconds field and 16-bit fractional nanoseconds field.
tx_egress_timestam p_64b_valid	0	1	A transmit interface signal. When asserted, this signal indicates that a timestamp is obtained and a timestamp request is valid for the particular frame. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket_n is asserted).
tx_egress_timestam p_64b_fingerprint	0	n	Configurable width fingerprint that returns with correlated timestamps. The signal width is determined by the TSTAMP_FP_WIDTH parameter (default parameter value is 4).

6.1.11.3. IEEE 1588v2 TX Timestamp Request Signals

Table 99. IEEE 1588v2 TX Timestamp Request Signals

Signal	I/O	Width	Description
tx_egress_timestam p_request_valid_n	I	1	Assert this signal when a user-defined tx_egress_timestamp is required for a transmit frame. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket or avalon_st_tx_startofpacket_n is asserted).
tx_egress_timestam p_request_fingerpr int	I	n	Use this bus to specify fingerprint for the user-defined tx_egress_timestamp. The fingerprint is used to identify the user-defined timestamp. The signal width is determined by the TSTAMP_FP_WIDTH parameter (default parameter value is 4). The value of this signal is mapped to user_fingerprint. This signal is only valid when you assert tx_egress_timestamp_request_valid.





6.1.11.4. IEEE 1588v2 TX Insert Control Timestamp Signals

Table 100. IEEE 1588v2 TX Insert Control Timestamp Interface Signals

Signal	I/O	Width	Description
tx_etstamp_ins_ctr l_timestamp_insert _n	I	1	Assert this signal to insert egress timestamp into the associated frame. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_timestamp_format	I	1	Timestamp format of the frame, which the timestamp inserts. 0: 1588v2 format (48-bits second field + 32-bits nanosecond field + 16-bits correction field for fractional nanosecond) Required offset location of timestamp and correction field. 1: 1588v1 format (32-bits second field + 32-bits nanosecond field) Required offset location of timestamp. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_residence_time_u pdate	I	1	Assert this signal to add residence time (egress timestamp -ingress timestamp) into correction field of PTP frame. Required offset location of correction field (tx_etstamp_ins_ctrl_offset_correction_field). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_ingress_timestam p_96b[]	I	96	96-bit format of ingress timestamp. (48 bits second + 32 bits nanosecond + 16 bits fractional nanosecond). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ ctrl_ingress_times tamp_64b[]</pre>	I	64	64-bit format of ingress timestamp. (48-bits nanosecond + 16-bits fractional nanosecond). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_residence_time_c alc_format	I	1	Format of timestamp to be used for residence time calculation. 0: 96-bits (96-bits egress timestamp - 96-bits ingress timestamp). 1: 64-bits (64-bits egress timestamp - 64-bits ingress timestamp). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_checksum_zero	I	1	Assert this signal to set the checksum field of UDP/IPv4 to zero. Required offset location of checksum field (tx_etstamp_ins_ctrl_offset_checksum_field). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_checksum_correct	I	1	Assert this signal to correct UDP/IPv6 packet checksum, by updating the checksum correction, which is specified by checksum correction offset. Required offset location of checksum correction (tx_etstamp_ins_ctrl_offset_checksum_correction). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_offset_timestamp	I	1	The location of the timestamp field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_offset_correctio n_field[]	I	16	The location of the correction field, relative to the first byte of the packet.
			continued



Signal	I/O	Width	Description
			Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_offset_checksum_ field[]	I	16	The location of the checksum field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctr l_offset_checksum_ correction[]	I	16	The location of the checksum correction field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).

6.1.11.5. IEEE 1588v2 Time-of-Day (TOD) Clock Interface Signals

Table 101. IEEE 1588v2 ToD Clock Interface Signals

I/O	Width	Description
I	96	Use this bus to carry the time-of-day from external TOD module to 96-bit MAC TX clock. Consists of 48 bits seconds field, 32 bits nanoseconds field, and 16 bits
		fractional nanoseconds field.
I	96	Use this bus to carry the time-of-day from external TOD module to 96-bit MAC RX clock.
		Consists of 48 bits seconds field, 32 bits nanoseconds field, and 16 bits fractional nanoseconds field.
I	64	Use this bus to carry the time-of-day from external TOD module to 64-bit MAC TX clock.
		Consists of 48-bit nanoseconds field and 16-bit fractional nanoseconds field.
I	64	Use this bus to carry the time-of-day from external TOD module to 64-bit MAC RX clock. Consists of 48-bit nanoseconds field and 16-bit fractional nanoseconds field.
	I	I 96 I 96

6.1.11.6. IEEE 1588v2 PCS Phase Measurement Clock Signal

Table 102. IEEE 1588v2 PCS Phase Measurement Clock Signal

Signal	I/O	Width	Description
pcs_phase_measure_ clk	I	1	Sampling clock to measure the latency through the PCS FIFO buffer. The recommended frequency is 80 MHz.

6.1.11.7. IEEE 1588v2 PHY Path Delay Interface Signals

Table 103. IEEE 1588v2 PHY Path Delay Interface Signals


Signal	I/O	Width	Description
tx_path_delay_data	I	22	Use this bus to carry the path delay on the transmit datapath. The delay is measured between the physical network and MII/GMII to adjust the egress timestamp. Bits 0 to 9—Fractional number of clock cycles Bits 10 to 21—Number of clock cycles
rx_path_delay_data	I	22	Use this bus to carry the path delay on the receive datapath. The delay is measured between the physical network and MII/GMII to adjust the ingress timestamp. Bits 0 to 9—Fractional number of clock cycles Bits 10 to 21—Number of clock cycles





6.1.12. 1000BASE-X/SGMII PCS Signals

Figure 59. 1000BASE-X/SGMII PCS Function Signals



Note:

(1) The clock enabler signals are present only in SGMII mode.



Table 104. References

Interface Signal	Section
Ten-bit interface	TBI Interface Signals
Status LED signals	Status LED Control Signals
SERDES control signals	SERDES Control Signals
Arria 10 Transceiver Native PHY signals	Arria 10 Transceiver Native PHY Signals

6.1.12.1. PCS Control Interface Signals

Table 105. Register Interface Signals

Name	Avalon Memory- Mapped Signal Type	I/O	Description
reg_clk	clk	I	Register access reference clock. Set the signal to a value less than or equal to 125-MHz.
reset_reg_clk	reset	I	Active-high reset signal for reg_clk clock domain.
reg_wr	write	I	Register write enable.
reg_rd	read	I	Register read enable.
reg_addr[4:0]	address	I	16-bit word-aligned register address.
reg_data_in[15:0]	writedata	I	Register write data. Bit 0 is the least significant bit.
reg_data_out[15:0]	readdata	0	Register read data. Bit 0 is the least significant bit.
reg_busy	waitreques t	0	Register interface busy. Asserted during register read or register write. A value of 0 indicates that the read or write is complete.

6.1.12.2. PCS Reset Signals

Table 106. Reset Signals

Name	I/O	Description
reset_rx_clk	I	Active-high reset signal for PCS rx_clk clock domain. Assert this signal to reset the logic synchronized by rx_clk .
reset_tx_clk	I	Active-high reset signal for PCS tx_clk clock domain. Assert this signal to reset the logic synchronized by tx_clk .

6.1.12.3. MII/GMII Clocks and Clock Enablers

Data transfers on the MII/GMII interface are synchronous to the receive and transmit clocks.

Table 107. MAC Clock Signals


Name	I/O	Description
rx_clk	0	Receive clock. This clock is derived from the TBI clock tbi_rx_clk and set to 125 MHz.
tx_clk	0	Transmit clock. This clock is derived from the TBI clock tbi_tx_clk and set to 125 MHz.
		continued





Name	I/O	Description	
Clock Enabler Signals Note: The clock enabler signals are present only in SGMII mode.			
rx_clkena	O Receive clock enabler. In SGMII mode, this signal enables rx_clk.		
tx_clkena	0	Transmit clock enabler. In SGMII mode, this signal enables tx_clk.	

Figure 60. Clock Enabler Signal Behavior



6.1.12.4. GMII

Table 108. GMII Signals

Name	I/O	Description		
GMII Transmit Interface				
gmii_tx_d[7:0]	I	GMII transmit data bus.		
gmii_tx_en	I	Assert this signal to indicate that the data on gmii_tx_d[7:0]is valid.		
gmii_tx_err	I	Assert this signal to indicate to the PHY device that the current frame sent is invalid.		
GMII Receive Interface	GMII Receive Interface			
gmii_rx_d[7:0]	0	GMII receive data bus.		
gmii_rx_dv	0	Asserted to indicate that the data on <code>gmii_rx_d[7:0]</code> is valid. Stays asserted during frame reception, from the first preamble byte until the last byte in the CRC field is received.		
gmii_rx_err	0	Asserted by the PHY to indicate that the current frame contains errors.		

6.1.12.5. MII

Table 109. MII Signals

Name	I/O	Description			
MII Transmit Interface					
mii_tx_d[3:0]	I	MII transmit data bus.			
mii_tx_en	I	Assert this signal to indicate that the data on mii_tx_d[3:0]is valid.			
mii_tx_err	I	Assert this signal to indicate to the PHY device that the frame sent is invalid.			
MII Receive Interface	MII Receive Interface				
mii_rx_d[3:0]	0	MII receive data bus.			
mii_rx_dv	0	Asserted to indicate that the data on $\min_{rx_d[3:0]}$ is valid. The signal stays asserted during frame reception, from the first preamble byte until the last byte of the CRC field is received.			
	continued				



Name	I/O	Description	
mii_rx_err	0	Asserted by the PHY to indicate that the current frame contains errors.	
mii_col	0	Collision detection. Asserted by the PCS function to indicate that a collision was detected during frame transmission.	
mii_crs	0	Carrier sense detection. Asserted by the PCS function to indicate that a transmit or receive activity is detected on the Ethernet line.	

6.1.12.6. SGMII Status Signals

The SGMII status signals provide status information to the PCS block. When the PCS is instantiated standalone, these signals are inputs to the MAC and serve as interface control signals for that block.


Table 110. SGMII Status Signals

Name	I/O	Description
set_1000	0	Gigabit mode enabled. In 1000BASE-X, this signal is always set to 1. In SGMII, this signal is set to 1 if one of the following conditions is met: The USE_SGMII_AN bit is set to 1 and a gigabit link is established with the link partner, as decoded from the partner_ability register. The USE_SGMII_AN bit is set to 0 and the SGMII_SPEED bit is set to 10.
set_100	0	 100 -Mbps mode enabled. In 1000BASE-X, this signal is always set to 0. In SGMII, this signal is set to 1 if one of the following conditions is met: The USE_SGMII_AN bit is set to 1 and a 100Mbps link is established with the link partner, as decoded from the partner_ability register. The USE_SGMII_AN bit is set to 0 and the SGMII_SPEED bit is set to 01.
set_10	0	 10 -Mbps mode enabled. In 1000BASE-X, this signal is always set to 0. In SGMII, this signal is set to 1 if one of the following conditions is met: The USE_SGMII_AN bit is set to 1 and a 10Mbps link is established with the link partner, as decoded from the partner_ability register. The USE_SGMII_AN bit is set to 0 and the SGMII_SPEED bit is set to 00.
hd_ena	0	Half-duplex mode enabled. In 1000BASE-X, this signal is always set to 0. In SGMII, this signal is set to 1 if one of the following conditions is met: • The USE_SGMII_AN bit is set to 1 and a half-duplex link is established with the link partner, as decoded from the partner_ability register. • The USE_SGMII_AN bit is set to 0 and the SGMII_DUPLEX bit is set to 1.



6.1.13. 1000BASE-X/SGMII 2XTBI PCS Signals

Figure 61. 1000BASE-X/SGMII 2XTBI PCS Function Signals



Note

(1) The clock enabler signals are present only in SGMII mode.

Table 111. References

Interface Signal	Section
GMII clock signals	GMII Clock Signals
GMII signals	GMII
MII signals	MII
PCS control interface signals	PCS Control Interface Signals
SGMII status signals	SGMII Status Signals
Status LED signals	Status LED Control Signals





6.1.13.1. Clock Enablers

Table 112. Clock Enablers

Note: The clock enabler signals are present only in SGMII mode.

Name	I/O	Description	
rx_clkena	0	Receive clock enabler for SGMII 10M/100M operating speeds.	
tx_clkena	0	Transmit clock enabler for SGMII 10M/100M operating speeds.	

6.1.13.2. PCS Reset Signals

Table 113. Reset Signals

Name	I/O	Description	
reset_rx_clk	I	Active-high reset signal for PCS receive clock domain. Assert this signal to reset the logic synchronized by rx_clk_125 and $rx_clk_62_5$.	
reset_tx_clk	I	Active-high reset signal for PCS transmit clock domain. Assert this signal to reset the logic synchronized by tx_clk_125 and $tx_clk_62_5$.	

6.1.13.3. TBI Interface Signals

If the core variation does not include an embedded PMA, the PCS block provides a 62.5-MHz 2 ten-bit interface (TBI) to an external SERDES chip.

Table 114. TBI Interface Signals for External SERDES Chip

Name	I/O	Description (18)	
tbi2x_tx_d[19:0]	0	2X TBI transmit data. The PCS function transmits data on this bus synchronous to tbi2x_tx_clk.	
tbi2x_tx_clk	I	62.5-MHz TBI transmit clock from external SERDES, typically sourced by the local reference clock oscillator. Note: If connected to the E-Tile Native PHY, this signal can be sourced from tx_clkout.	
tbi2x_rx_clk	I	62.5-MHz TBI receive clock from external SERDES, typically sourced by the clock recovered from the encoded serial data. Note: If connected to the E-Tile Native PHY, this signal can be sourced from rx_clkout.	
tbi2x_rx_d[19:0]	I	2X TBI receive data. This bus carries the data from the external SERDES. Synchronize the bus with tbi2x_rx_clk.	


⁽¹⁸⁾ All the signals in this table are not exported to the top level for 10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS with E-Tile GXB variant.





6.1.14. 1000BASE-X/SGMII PCS and PMA Signals

Figure 62. 1000BASE-X/SGMII PCS Function and PMA Signals



Note:

- (1) The clock enabler signals are present only in SGMII mode.
- (2) The SERDES control signals are present in variations targeting devices with GX transceivers.

For Stratix II GX and Arria GX devices, the reconfiguration signals—reconfig_dk, reconfig_togxb, and reconfig_fromgxb—are included only when the **Enable transceiver dynamic reconfiguration** option is turned on. The reconfiguration signals—gxb_cal_blk_clk, pcs_pwrdwn_out, gxb_pwrdn_in, reconfig_clk, and reconfig_busy—are not present in variations targeting Stratix V devices with GX transceivers.



Table 115. References

Interface Signal	Section	
Reset signals	PCS Reset Signals	
MII/GMII clocks and clock enablers	MII/GMII Clocks and Clock Enablers	
PCS control interface	PCS Control Interface Signals	
GMII signals	GMII	
MII signals	MII	
SGMII status signals	SGMII Status Signals	
1.25 Gbps serial signals	1.25 Gbps Serial Interface	
Status LED signals	Status LED Control Signals	
SERDES control signals	SERDES Control Signals	
Transceiver Native PHY signal	Transceiver Native PHY Signal	

6.2. Timing

This section shows the timing on the transmit and receive interfaces as well as the timestamp signals for the IEEE 1588v2 feature.

6.2.1. Avalon Streaming Receive Interface

Figure 63. Receive Operation—MAC With Internal FIFO Buffers






Figure 64. Receive Operation—MAC Without Internal FIFO Buffers




Figure 65. Invalid Length Error During Receive Operation—MAC With Internal FIFO Buffer







Figure 66. Invalid Length Error During Receive Operation—MAC Without Internal FIFO Buffers



6.2.2. Avalon Streaming Transmit Interface

Figure 67. Transmit Operation—MAC With Internal FIFO Buffers







Figure 68. Transmit Operation—MAC Without Internal FIFO Buffers



6.2.3. GMII Transmit

On transmit, all data transfers are synchronous to the rising edge of tx_clk . The GMII data enable signal gm_tx_en is asserted to indicate the start of a new frame and remains asserted until the last byte of the frame is present on $gm_tx_d[7:0]$ bus. Between frames, gm_tx_en remains deasserted.

If a frame is received on the Avalon streaming interface with an error (asserted with ff_tx_{eop}), the frame is subsequently transmitted with the GMII gm_tx_{err} error signal at any time during the frame transfer.

6.2.4. GMII Receive

On receive, all signals are sampled on the rising edge of rx_clk . The GMII data enable signal gm_rx_dv is asserted by the PHY to indicate the start of a new frame and remains asserted until the last byte of the frame is present on the $gm_rx_d[7:0]$ bus. Between frames, gm_rx_dv remains deasserted.

If the PHY detects an error on the frame received from the line, the PHY asserts the GMII error signal, gm_rx_err , for at least one clock cycle at any time during the frame transfer.

A frame received on the GMII interface with a PHY error indication is subsequently transferred on the Avalon streaming interface with the error signal $rx_err[0]$ asserted.

6.2.5. RGMII Transmit

On transmit, all data transfers are synchronous to both edges of tx_clk . The RGMII control signal $tx_control$ is asserted to indicate the start of a new frame and remains asserted until the last upper nibble of the frame is present on the $rgmii_out[3:0]$ bus. Between frames, $tx_control$ remains deasserted.



Figure 69. RGMII Transmit in 10/100 Mbps






Figure 70. RGMII Transmit in Gigabit Mode



If a frame is received on the Avalon streaming interface with an error (ff_tx_err asserted with ff_tx_eop), the frame is subsequently transmitted with the RGMII tx_control error signal (at the falling edge of tx_clk) at any time during the frame transfer.

Figure 71. RGMII Transmit with Error in 1000 Mbps



6.2.6. RGMII Receive

On receive all signals are sampled on both edges of rx_clk . The RGMII control signal $rx_control$ is asserted by the PHY to indicate the start of a new frame and remains asserted until the last upper nibble of the frame is present on $rgmii_in[3:0]$ bus. Between frames, $rx_control$ remains deasserted.

Figure 72. RGMII Receive in 10/100 Mbps






Figure 73. RGMII Receive in 1000 Mbps





A frame received on the RGMII interface with a PHY error indication is subsequently transferred on the Avalon streaming interface with the error signal $rx_err[0]$ asserted.

Figure 74. RGMII Receive with Error in Gigabit Mode



The current implementation of the RGMII receive interface expects a positive-delay rx clk relative to the receive data (the clock comes after the data).

6.2.7. MII Transmit

On transmit, all data transfers are synchronous to the rising edge of tx_clk . The MII data enable signal, m_tx_en , is asserted to indicate the start of a new frame and remains asserted until the last byte of the frame is present on $m_tx_d[3:0]$ bus. Between frames, m_tx_en remains deasserted.

If a frame is received on the FIFO interface with an error (ff_tx_err asserted) the frame is subsequently transmitted with the MII error signal m_tx_err for one clock cycle at any time during the frame transfer.

6.2.8. MII Receive

On receive, all signals are sampled on the rising edge of rx_clk . The MII data enable signal m_rx_en is asserted by the PHY to indicate the start of a new frame and remains asserted until the last byte of the frame is present on $m_rx_d[3:0]$ bus. Between frames, m_rx_en remains deasserted.

If the PHY detects an error on the frame received from the line, the PHY asserts the MII error signal, m_rx_err , for at least one clock cycle at any time during the frame transfer.

A frame received on the MII interface with a PHY error indication is subsequently transferred on the FIFO interface with the error signal $rx_err[0]$ asserted.

6.2.9. IEEE 1588v2 Timestamp

The following timing diagrams show the timestamp of frames observed on TX path for the IEEE 1588v2 feature.


Figure below shows the TX timestamp signals for the IEEE 1588v2 feature in a 1-step operation.

In a 1-step operation, a TX egress timestamp is inserted into timestamp field of the PTP frame in the MAC. You need to drive the 1-step related signal appropriately so that the timestamp can be inserted into the correct location of the packet. The input signals related to the 2-step operation are not important and can be driven low or ignored.



Figure 75. Egress Timestamp Insert for IEEE 1588v2 PTP Packet Encapsulated in IEEE 802.3

Egress Timestamp Insert, IEEE 1588v2, PTP Packet



Type 1 Egress Correction Field Update shows the TX timestamp signals for the first type of egress correction field update, where the residence time is calculated by subtracting 96 bit ingress timestamp from 96 bit egress timestamp. The result is updated in the correction field of the PTP frame encapsulated over UDP/IPv4.


The tx_etstamp_ins_ctrl_residence_time_calc_format signal is driven low to indicate that this is a 96b residence time calculation. The tx_etstamp_ins_ctrl_checksum_zero signal is driven high to clear the UDP/IPv4 checksum field to all 0.





Figure 76. Type 1 Egress Correction Field Update

Type 1 Egress Correction Field Update, 96b, IPV4




Type 2 Egress Correction Field Update shows the TX timestamp signals for the second type of egress correction field update, where the 64 bit ingress timestamp has been pre-subtracted from the correction field at the ingress port. At the egress port, the 64 bit egress timestamp is added into the correction field and the correct residence time is updated in the correction field. This is the example of PTP frame encapsulated over UPD/IPV6.

The $tx_etstamp_ins_ctrl_residence_time_calc_format$ signal is driven high to indicate that this is a 64b residence time calculation. The $tx_etstamp_ins_ctrl_checksum_correct$ signal is driven high to correct the packet UPD/IPV6 checksum by updating the checksum correction field.



Figure 77. Type 2 Egress Correction Field Update

Type 2 Egress Correction Field Update, 64b, IPV6




Egress 2-Step Operation shows the TX timestamp signals for the IEEE 1588v2 feature in a two-step operation.

When the tx_egress_timestamp_request_valid signal is driven high with a unique fingerprint, the MAC returns an egress timestamp associated with that unique fingerprint. The signals related to the 1-step operation can be driven low or ignored. There is no modification to the packet content.



Figure 78. Egress 2-Step Operation

Egress Two-Step Operation, IEEE 1588v2, PTP Packet







7. Design Considerations

7.1. Optimizing Clock Resources in Multiport MAC with PCS and Embedded PMA

The following factors determine the total number of global and regional clock resources required by your system:

- · Configuration of the Triple-Speed Ethernet Intel FPGA IP and the blocks it contains
- PCS operating mode (SGMII or 1000BASE-X)
- PMA technology implemented in the target device
- · Number of clocks that can share a single source
- · Number of PMAs required in the design
- ALTGX megafunction operating mode

You can use the same clock source to drive clocks that are visible at the top-level design, thus reducing the total number of clock sources required by the entire design.

Table 116. Clock Signals Visible at Top-Level Design

Clock signals that are visible at the top-level design for each possible configuration.

Clocks	Configurations (19)		
	MAC Only	MAC and PCS	MAC and PCS with PMA
rx_recovclkout	_	_	Yes
ref_clk	(20)	_ (20)	Yes
clk	Yes	Yes	Yes
ff_tx_clk (21)	Yes	Yes	Yes
ff_rx_clk (21)	Yes	Yes	Yes
			continued

⁽¹⁹⁾ Yes indicates that the clock is visible at the top-level design.

No indicates that the clock is not visible at the top-level design.

- (20) This clock is visible at the top-level design and needs to be connected to a clock source for the multiport fifoless Ethernet MAC ONLY and fifoless Ethernet MAC with SGMII PCS configurations. For single channel fifoless MAC configuration ONLY and fifoless MAC with SGMII disabled in PCS, this clock is not used and can be tied to GND.
- (21) These signals are only visible on the single port MAC with internal FIFO buffers. They are only visible when the multiport Ethernet design is implemented through the replication of the single port MAC with internal FIFO buffers.

9001:2015 Registered

[—] indicates that the clock is not applicable for the given configuration.

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Clocks	Configurations (19)		
	MAC Only	MAC and PCS	MAC and PCS with PMA
tx_clk	Yes	No	No
rx_clk	Yes	No	No
tbi_rx_clk	_	Yes	No
tbi_tx_clk	_	Yes	No
gxb_cal_blk_clk (22)	_	_	Yes
reconfig_clk	_	_	Yes

7.1.1. MAC and PCS With GX Transceivers

In configurations that contain the MAC, PCS, and GX transceivers, you have the following options in optimizing clock resources:

- Utilize the same reset signal for all MAC instances if you do not require a separate reset for each instance.
- Utilize the same reference clock for all PMA quads
- Utilize the same clock source to drive the reference clock, FIFO transmit and receive clocks, and system clocks, if these clocks run at the same frequency.

The Quartus Prime software automatically optimizes the TBI transmit clocks. Only one clock source drives the TBI transmit clocks from each PMA quad.

The calibration clock ($gxb_cal_blk_clk$) calibrates the termination resistors in all transceiver channels in a device. As there is only one calibration circuit in each device, one clock source suffices.

Note:

If you do not constrain the PLL inputs and outputs in your design, add derive_pll_clocks in the timing constraint file to ensure that the Timing Analyzer automatically creates derived clocks for the PLL outputs.

⁽²²⁾ Applies to GX transceiver.




 ⁽¹⁹⁾ Yes indicates that the clock is visible at the top-level design.
 No indicates that the clock is not visible at the top-level design.
 indicates that the clock is not applicable for the given configuration.



Figure 79. Clock Distribution in MAC and SGMII PCS with GXB Configuration—Optimal Case

Figure shows the optimal clock distribution scheme you can achieve in configurations that contain the 10/100/1000 Ethernet MAC, SGMII PCS, and GX transceivers.




Note: The PMA layer in devices with GX transceivers uses ALTGX IP.

In addition to the aforementioned optimization options, the TBI transmit and receive clocks can be used to drive the MAC transmit and receive clocks, respectively.



Figure 80. Clock Distribution in MAC and 1000BASE-X PCS with GXB Configuration— Optimal Case

Figure shows the optimal clock distribution scheme you can achieve in configurations that contain the 10/100/1000 Ethernet MAC, 1000Base-X PCS, and GX transceivers.



Note: The PMA layer in devices with GX transceivers uses ALTGX megafunctions.

7.1.2. MAC and PCS With LVDS Soft-CDR I/O

In configurations that contain the MAC, PCS, and LVDS Soft-CDR I/O, you have the following options in optimizing clock resources:

- Utilize the same reset signal for all MAC instances if you do not require a separate reset for each instance.
- Utilize the same clock source to drive the reference clock, FIFO transmit and receive clocks, and system clocks, if these clocks run at the same frequency.



Figure 81. Clock Distribution in MAC and SGMII PCS with LVDS Configuration—Optimal Case

Figure shows the optimal clock distribution scheme you can achieve in configurations that contain the MAC, SGMII PCS and LVDS Soft-CDR I/O.







Figure 82. Clock Distribution in MAC and 1000BASE-X PCS with LVDS Configuration—
Optimal Case

Figure shows the optimal clock distribution scheme you can achieve in configurations that contain the MAC, 1000BASE-X PCS, and LVDS Soft-CDR I/O.



Notes to Clock Distribution in MAC and SGMII PCS with LVDS Configuration—Optimal Case and Clock Distribution in MAC and 1000BASE-X PCS with LVDS Configuration—Optimal Case:

1. There may be a performance risk if you use the Triple-Speed Ethernet Intel FPGA IP variant with LVDS I/O for PMA implementation in Arria 10 devices for Quartus Prime software versions 17.0.2 and earlier. To avoid the performance risk, Altera recommends that you regenerate the Triple-Speed Ethernet Intel FPGA IP and recompile the design in the Quartus Prime software version 17.1 or later. To



download and install the software patch for Quartus Prime version 17.0.2, refer to KDB Link: *Performance Risk Running Triple Speed Ethernet LVDS in Arria 10 Devices*.

 For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet design targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8 per instance. To avoid performance risk, you must not promote the reference clock to global clock manually. Assign the number of ports supported and its reference clock to the same I/O bank as inter-bank clock sharing is not allowed.

Related Information

- Core Configuration on page 26
- KDB Link: Performance Risk Running Triple Speed Ethernet LVDS in Arria 10 Devices
- Sharing PLLs in Devices with LVDS Soft-CDR I/O on page 170
- Agilex 7 Device Pin-Out Files

7.2. Sharing PLLs in Devices with LVDS Soft-CDR I/O

For Agilex 7 devices, you cannot share PLLs for designs that have multiple instances of MAC and PCS with PMA or PCS with PMA variation targeting devices with LVDS soft-CDR I/O. In addition, you must adhere to the following LVDS soft-CDR placement guidelines to avoid Quartus design compilation fitter error:


- In each GPIO bank of the Agilex 7 FPGA device, there are two sub-banks. The top sub-bank has pin indexes from 48-95 and supports a maximum of 4 LVDS soft-CDR I/O. The bottom sub-bank has pin indexes from 0-47 and supports a maximum of 8 LVDS soft-CDR I/O.
- For the exact location of the LVDS soft-CDR I/O pin, refer to the Agilex 7 device pin-out files.
- One Triple-Speed Ethernet IP cannot support LVDS soft-CDR I/O that has a
 mixture channel placement in both top and bottom sub-banks. You must constrain
 the LVDS soft-CDR I/O channel placement to either the top sub-bank or bottom
 sub-bank only.

For Stratix 10, Arria 10, and Cyclone 10 GX devices, you cannot share PLLs for designs that contain multiple instances of MAC and PCS with PMA or PCS with PMA variation targeting devices with LVDS soft-CDR I/O. The Quartus Prime software does not not merge the PLLs for these instances. Therefore, each of the design instance must be implemented in a different I/O bank with a dedicated clock path. For Stratix 10 devices, you can choose to instantiate MAC and PCS with 1000BASE-X/SGMII TBI (LVDS I/O only) and manually connect it to an external Intel FPGA LVDS I/O to get around this PLL sharing limitation. For this implementation, multiple instances of MAC and PCS with 1000BASE-X/SGMII TBI (LVDS I/O only) can be connected to a single instance of LVDS I/O.





Figure 83. 10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS variant



For older devices, you can optimize the resource utilization by sharing the PLLs for designs that contain multiple instances of MAC and PCS with PMA or PCS with PMA variation targeting devices with LVDS soft-CDR I/O.

The Quartus Prime software merges the PLLs for these instances if you implement the following items in your design:

- Connect the reference clock of each instance to the same source.
- Place the LVDS I/O pins on the same side of the FPGA.

Note:

For Quartus Prime software version 17.1 onwards, the number of ports supported for Triple-Speed Ethernet design targeting Stratix 10, Arria 10, and Cyclone 10 GX devices is 8 ports per instance. Assign the number of ports supported and its reference clock to the same I/O bank as inter-bank clock sharing is not allowed.

Related Information

- MAC and PCS With LVDS Soft-CDR I/O on page 167
- Agilex 7 Device Pin-Out Files

7.3. Sharing PLLs in Devices with GIGE PHY

For Cyclone V designs that contain multiple instances of MAC and PCS with PMA or PCS with PMA variation targeting devices with GIGE PHY, you can share the PLLs by placing the associated signals (tx_p , rx_p , and ref_clk) to the same I/O block of transceiver bank through pin assignment. Additionally, the $rx_recovclkout$ clock must be buffered by two levels of inverter in the top level module so that it can be fitted to the general I/O pins.





7.4. Sharing Transceiver Quads

For designs that contain multiple PMA blocks targeting Altera device families with GX transceivers, you can combine the transceiver channels in the same quad. To share the same transceiver quad, the transceiver channels must have the same dynamic reconfiguration setting. In other words, you must turn on dynamic reconfiguration capabilities in all channels in a quad even though you only intend to use these capabilities in some of the channels.

The dynamic reconfiguration is always turned on in devices other than Arria GX and Stratix II GX. When the dynamic reconfiguration is turned on in designs targeting devices other than Arria 10, Stratix V, Arria V, Cyclone 10 GX, and Cyclone V, Altera recommends that you connect the dynamic reconfiguration signals to the ALTGX_RECONFIG megafunction.

In Stratix V, Arria V, and Cyclone V devices, Altera recommends that you connect the dynamic reconfiguration signals to the Transceiver Reconfiguration Controller megafunction. For transceiver quad sharing between Triple-Speed Ethernet Intel FPGA IP and other IPs that target these devices, reset signal for all the cores must be from the same source.

Refer to the respective device user guide for more information on dynamic reconfiguration signals in Altera devices.

7.5. Migrating From Old to New User Interface For Existing Designs

In the Quartus Prime software version 13.0, the old Triple-Speed Ethernet IP user interface is deprecated. Existing Triple-Speed Ethernet designs generated prior to version 13.0 can still load properly in the Quartus Prime software version 13.0. However, starting from version 13.1, the old Triple-Speed Ethernet interface and design generated using the old interface will not be supported.

You need to manually migrate your design to the new user interface. Reopening and saving the existing design created with the old user interface will not automatically convert the design to the new user interface.

To migrate your design to the new user interface, launch the Quartus Prime software version 13.0 or later, create a new project, and specify the parameters as described in Design Walkthrough on page 21.

Note:

For target devices with LVDS I/O such as Stratix 10, Arria 10, and Cyclone 10 GX, Altera recommends that you migrate your Triple-Speed Ethernet designs to Quartus Prime software version 17.1 and later.

7.5.1. Exposed Ports in the New User Interface

In the new user interface in Platform Designer, for a design that has a MAC function, you have to manually connect the exposed ports or terminate them.

In MAC variation with internal FIFO buffers, the ready latency is two in both standalone and Platform Designer flow. The Platform Designer system inserts a timing adapter to change the ready latency to zero.





Table 117. Exposed Ports and Recommended Termination Value for MAC Variation With Internal FIFO Buffers

Port Name	I/O	Width	Recommended Termination Value
xon_gen	I	1	1'b0
xoff_gen	I	1	1'b0
magic_wakeup	0	1	Left open
magic_sleep_n	I	1	1'b1
ff_tx_crc_fwd	I	1	1'b0
ff_tx_septy	0	1	Left open
tx_ff_uflow	0	1	Left open
ff_tx_a_full	0	1	Left open
ff_tx_a_empty	0	1	Left open
rx_err_stat	0	18	Left open
rx_frm_type	0	4	Left open
ff_rx_dsav	0	1	Left open
ff_rx_a_full	0	1	Left open
ff_rx_a_empty	0	1	Left open

The following table lists the following ports that are exposed in the Platform Designer system for a design that has MAC variation without internal FIFO buffers.

Table 118. Exposed Ports and Recommended Termination Value for MAC Variation Without Internal FIFO Buffers

Port Name	I/O	Width	Recommended Termination Value
xon_gen_ <n></n>	I	1	1'b0
xoff_gen_ <n></n>	I	1	1'b0
magic_wakeup_ <n></n>	0	1	Left open
magic_sleep_n_ <n></n>	I	1	1'b1
ff_tx_crc_fwd_ <n></n>	I	1	1'b0

7.6. Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA

The following is the clocking scheme of the design that contains MAC with 2XTBI and embedded PMA on E-Tile:



- 2XTBI PCS runs on 125 MHz and 62.5 MHz clocks while the same 125 MHz clock is used by MAC.
- The 125 MHz and 62.5 MHz clocks must be synchronous, in which their rising edges must align and must have 0 ppm and phase shift.
- The E-Tile Native PHY is the embedded PMAs in this variant. The tx_clkout and rx_clkout on the E-Tile Native PHY are used as clock sources for 2XTBI PCS tbi2x_tx_clk and tbi2x_rx_clk.
- Logic is implemented in the PCS block for clock rate matching by default regardless whether the ENABLE_SGMII option is selected. Therefore, the 125 MHz and 62.5 MHz clocks do not need to be at 0 ppm in comparison with tx_clkout and rx_clkout, which are usually provided by external SERDES.
- The E-Tile Native PHY transceiver is driven by the 156.25 MHz clock.

Table 119. Clock Signals Visible at Top-Level Design

Clock signals that are visible at the top-level design for each possible configuration.

Clocks	Configurations (23)		
	MAC and 2XTBI PCS with PMA	2XTBI PCS Only	
clk	Yes	N/A	
reg_clk	No	Yes	
ff_tx_clk	Yes	N/A	
ff_rx_clk	Yes	N/A	
tx_clk_125	Yes	Yes	
rx_clk_125	Yes	Yes	
tx_clk_62_5	Yes	Yes	
rx_clk_62_5	Yes	Yes	
tbi2x_tx_clk	No	Yes	
tbi2x_rx_clk	No	Yes	
pll_refclk0 (24)	Yes	N/A	
tx_clkout (24)	No	N/A	
rx_clkout (24)	No	N/A	




Yes indicates that the clock is visible at the top-level design.No indicates that the clock is not visible at the top-level design.N/A indicates that the clock is not applicable for the given configuration.

⁽²⁴⁾ Clock signals of E-Tile transceiver Native PHY.



Figure 84. Clock Connectivity in MAC with 2XTBI PCS and Embedded PMA (E-Tile)



Notes to Clock Connectivity in MAC with 2XTBI PCS and Embedded PMA (E-Tile):

- 1. Altera recommends that the rx_clk_125 , tx_clk_125 , $rx_clk_62_5$, and $tx_clk_62_5$ share the same clock source.
- 2. Therefore, Altera recommends you use one IOPLL with two output clocks to get the 125 MHz and 62.5 MHz clocks and connect to both the TX and RX datapaths.
- 3. rx_clkout and tx_clkout are output clocks generated by the E-Tile transceiver Native PHY and internally connected to tbi2x_rx_clk and tbi2x_tx_clk in the variant MAC with 2XTBI and embedded PMA.
- 4. The reg_clk clock is internally connected to clk in the variant MAC with 2XTBI and embedded PMA. Refer to Register Interface Signals for more information about reg_clk.





8. Timing Constraints

Altera provides timing constraint files (.sdc) to ensure that the Triple-Speed Ethernet Intel FPGA IP meets the design timing requirements in Altera devices. The files constraints the false paths and multi-cycle paths in the Triple-Speed Ethernet Intel FPGA IP. The timing constraints files are specified in the <variation_name>.qip file and is automatically included in the Quartus Prime project files.

You may need to add timing constraints that are external to the IP. The following sections describe the procedure to create the timing constraint file.

8.1. Creating Clock Constraints

After you generate and integrate the Triple-Speed Ethernet Intel FPGA IP into the system, you need to create a timing constraints file to specify the clock constraint requirement.

You can specify the clock requirement in the timing constraint file using the following command:

create_clock


For example, for a new clock named " reg_clk ", with a 50 MHz clock targeted to the top level input port "clk", enter the following command line:

create_clock -name "reg_clk" -period "50 MHz" [get_ports "clk"]

Figure below shows an example of how you can create a timing constraint file to constrain the Triple-Speed Ethernet Intel FPGA IP clocks.

Figure 85. Triple-Speed Ethernet Timing Constraint Example

The $reconfig_clk$ signal is not shown in this example. Constrain the $reconfig_clk$ based on your design implementation.



* For 32-bit FIFO width, Altera recommends to use 100 MHz for c0 PLL output clock. For 8-bit FIFO width, Altera recommends to use 125 MHz for c0 PLL output clock.

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



The example above consists of the following Verilog modules:

- TOP.v—The top level design module which contains an Altera PLL and a user-defined instance. The top level input clocks consist of pll_inclk, ext_clk, and xcvr_ref_clk.
- user_instance.v—The user-defined instance that instantiates the Triple-Speed Ethernet Intel FPGA IP.
- tse_variation.v—A Triple-Speed Ethernet Intel FPGA IP variation. This example uses a 10/100/1000-Mbps Ethernet MAC with an internal FIFO buffer, a 1000BASE-X/SGMII PCS, and an embedded PMA.

The frequency for the PLL clock input, inclk0, is 100 MHz, and the frequency for the PLL clock output, c0, is 100 MHz. The Triple-Speed Ethernet MAC Avalon streaming clocks, ff_tx_clk and ff_rx_clk , use c0 as the clock source. The input clock frequency for the transceiver reference clock, $xcvr_ref_clk$, is 125 MHz.

Example of the Triple-Speed Ethernet IP timing constraint file:

```
# PLL clock input, 100 MHz
create_clock -name pll_inclk -period 10.000 [get_ports {pll_inclk}]

# ext_clk, 50 MHz
create_clock -name ext_clk -period 20.000 [get_ports {ext_clk}]

# xcvr_ref_clk, 125 MHz
create_clock -name xcvr_ref_clk -period 8.000 [get_ports {xcvr_ref_clk}]

# Derive PLL generated output clocks.
derive_pll_clocks
```

Note:

The derive_pll_clocks command is not supported in Stratix 10 devices because all PLL clocks are automatically generated by the SDC files generated alongside the PLL IP.

8.2. Recommended Clock Frequency

Table 120. Recommended Clock Input Frequency For Each IP Variant

IP Variant	Clock	Recommended Frequency (MHz)	
10/100/1000-Mbps Ethernet MAC (with Internal FIFO buffers)	CLK	50-125	
	TX_CLK	125	
	RX_CLK	125	
	FF_TX_CLK	For 32 bits FIFO: 100For 8 bits FIFO: 125	
	FF_RX_CLK	• For 32 bits FIFO: 100 • For 8 bits FIFO: 125	
10/100/1000-Mbps Ethernet MAC (without Internal FIFO buffers)	CLK	50-125	
	TX_CLK <n></n>	125	
	RX_CLK <n></n>	125	
continued			





IP Variant	Clock	Recommended Frequency (MHz)
	RX_AFULL_CLK	100
10/100/1000-Mbps Ethernet MAC with 1000BASE-X/SGMII PCS (with Internal FIFO buffers)	CLK	50-125
	FF_TX_CLK	• For 32 bits FIFO: 100 • For 8 bits FIFO: 125
	FF_RX_CLK	• For 32 bits FIFO: 100 • For 8 bits FIFO: 125
	TBI_TX_CLK	125
	TBI_RX_CLK	125
	REF_CLK	125
	RECONFIG_CLK (25)	37.5-50
	GXB_CAL_BLK_CLK	125
10/100/1000-Mbps Ethernet MAC with 1000BASE-X/SGMII PCS (without Internal FIFO buffers)	CLK	50-125
	RX_AFULL_CLK	100
	TBI_TX_CLK <n></n>	125
	TBI_RX_CLK <n></n>	125
	REF_CLK	125
	RECONFIG_CLK <n> (25)</n>	37.5-50
	GXB_CAL_BLK_CLK	125
1000BASE-X/SGMII PCS only	CLK	50-125
	REF_CLK	125
	TBI_TX_CLK	125
	TBI_RX_CLK	125
10/100/1000 Ethernet MAC with 1000BASE-X/ SGMII 2XTBI (with Internal FIFO buffers)	CLK	50-125
	TX_CLK_125	125
	RX_CLK_125	125
	FF_TX_CLK	• For 32 bits FIFO: 100 • For 8 bits FIFO: 125
	FF_RX_CLK	• For 32 bits FIFO: 100 • For 8 bits FIFO: 125
	TX_CLK_62_5	62.5
	RX_CLK_62_5	62.5
	PLL_REFCLK0	156.25
1000BASE-X/SGMII 2XTBI PCS only	CLK	50-125
		continued

 $^{^{(25)}}$ This signal is only applicable to all device family prior to the 28-nm devices, which consists of the Stratix V, Arria V, Arria V GZ, and Cyclone V devices.



683402 | 2024.10.07



IP Variant	Clock	Recommended Frequency (MHz)
	TX_CLK_125	125
	RX_CLK_125	125
	TX_CLK_62_5	62.5
	RX_CLK_62_5	62.5





9. Testbench


You can use the testbench provided with the IP to exercise your custom IP variation. The testbench includes the following features:

- Easy-to-use simulation environment for any standard HDL simulator.
- Simulation of all basic Ethernet packet transactions.
- Open source Verilog HDL and VHDL testbench files.

The provided testbench applies only to custom IP variations created using Platform Designer.

9.1. Triple-Speed Ethernet Testbench Architecture

Figure 86. Triple-Speed Ethernet Testbench Architecture



9.2. Testbench Components

The testbench comprises the following modules:

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



- Device under test (DUT)—Your custom IP variation
- Avalon streaming Ethernet frame generator—Simulates a user application connected to the MAC system-side interface. It generates frames on the Avalon streaming transmit interface.
- Avalon streaming Ethernet frame monitor—Simulates a user application receiving frames from the MAC system-side interface. It monitors the Avalon streaming receive interface and decodes all data received.
- MII/RGMII/GMII Ethernet frame generator—Simulates a MAC function that sends frames to the PCS function.
- MII/RGMII/GMII Ethernet frame monitor—Simulates a MAC function that receives frames from the PCS function and decodes them.
- MDIO slaves—Simulates a PHY management interface. It responds to an MDIO master transactor.
- Clock and reset generator.

Table 121. Testbench Components

Configuration	System-Side Interface	Ethernet-Side Interface	Frame Generator	Frame Monitor
MAC only	Avalon streaming interface	GMII/MII/RGMII	Avalon streaming frame generator	Avalon streaming frame monitor
MAC with PCS	Avalon streaming interface	ТВІ	Avalon streaming frame generator	Avalon streaming frame monitor
MAC with PCS and embedded PMA	Avalon streaming interface	1.25 Gbps	Avalon streaming frame generator	Avalon streaming frame monitor
PCS only	GMII/MII	ТВІ	GMII/MII frame generator	GMII/MII frame monitor
PCS with embedded PMA	GMII/MII	1.25 Gbps	GMII/MII frame generator	GMII/MII frame monitor

9.3. Testbench Verification

The testbench is self-checking and determines the success of a simulation by verifying the frames received. It also checks for any errors detected by the frame monitors. The testbench does not verify the IEEE statistics generated by the MAC layer. Simulation fails only if the testbench is not able to detect deliberately inserted errors. At the end of a simulation, the testbench displays messages in the simulator console indicating its results.



The testbench verifies the following functionality:

- Transmit and receive datapaths are functionally correct.
- Ethernet frames generated by the frame generator are received by the frame monitor.
- Additional checks for configurations that contain the MAC function:
 - Correct CRC-32 is inserted.
 - Short frames are padded up to at least 64 bytes in length.
 - Untagged received frames of size greater than the maximum frame length are truncated to the maximum frame length with additional bytes up to 12.
 - CRC-32 is optionally discarded before the frames are received by the traffic monitor.
- Additional checks for configurations that contain the PCS function with optional embedded PMA:
 - Transmit frames generated by the frame generator are correctly encapsulated.
 - Received frames are de-encapsulated before they are forwarded to the frame monitor.

9.4. Testbench Configuration

The testbench is configured, by default, to operate in loopback mode. Frames sent through the transmit path are looped back into the receive path.

Separate data paths can be configured for single-channel MAC with internal FIFO buffers. In this configuration, the MII/GMII Ethernet frame generator is enabled and the testbench control block simulates independent yet complete receive and transmit datapaths.

You can also customize other aspects of the testbench using the testbench simulation parameters.





The device under test is configured with the following default settings:

- Link speed is set to Gigabit except for configurations that contain Small MAC. For Small MACs, the default speed is 100 Mbps.
- Five Ethernet frames of payload length 100, 101, 102, 103 and 104 bytes are transmitted to the system-side interface and looped back on the ethernet-side interface.
- Default settings for the MAC function:
 - The command_config register is set to 0x0408003B.
 - Promiscuous mode is enabled.
 - The maximum frame length, register frm_length, is configured to 1518.
 - For a single-channel MAC with internal FIFO buffers, the transmit FIFO buffer is set to start data transmission as soon as its level reaches
 tx_section_full. The receive FIFO buffer is set to begin forwarding
 Ethernet frames to the Avalon streaming receive interface when its level reaches rx_section_full.
- Default setting for the PCS function:
 - The if_mode register is set to 0x0000.
 - Auto-negotiation between the local PHY and remote link PHY is bypassed.

9.5. Test Flow

The testbench performs the following operations upon a simulated power-on reset:

- Initializes the DUT registers.
- Starts transmission. For a single-channel MAC with internal FIFO buffers, clears the FIFOs.
- Ends transmission and checks the following elements to determine that the simulation is successful:
 - No Ethernet protocol errors detected.
 - Ethernet frames generated and transmitted are received by the frame monitor.

9.6. Simulation Model

This section describes the step-by-step instructions for generating the simulation model and simulating your design using the ModelSim simulator or other simulators.

9.6.1. Generate the Simulation Model

The generated design example includes both Verilog HDL and VHDL testbench files for the device under test (DUT)—your custom IP variation.



To generate a Verilog functional simulation model, use the command prompt and run the quartus_sh -t generate_sim_verilog.tcl file. Alternatively, perform the following steps:

- Launch the Quartus Prime software and browse to the variation name>_testbench directory.
- 2. Open the **generate_sim.qpf** file from the project directory.
- On the Tools menu, select Tcl Scripts and select the generate_sim_verilog.tcl file.
- 4. Click Run.

To generate a VHDL functional simulation model, you can use the command prompt and run the quartus_sh -t generate_sim_vhdl.tcl file. Alternatively, perform the following steps:

- 1. Launch the Quartus Prime software and browse to the <variation name>_testbench directory.
- 2. Open the **generate_sim.qpf** file from the project directory.
- On the Tools menu, select Tcl Scripts and browse to the generate_sim_vhdl.tcl file.
- 4. Click Run.

9.6.2. Simulate the IP

You can simulate your IP variation with the functional simulation model and the testbench or design example generated with your IP. The functional simulation model and testbench files are generated in a project subdirectory. This directory may also include scripts to compile and run the testbench.

For a complete list of models or libraries required to simulate your IP, refer to the scripts provided with the testbench in Simulation Model Files.

Generate the simulation model as shown in Generate the Simulation Model before simulating the testbench design.

To use the ModelSim simulation software to simulate the testbench design, follow these steps:

- 1. For Verilog testbench design:
 - a. Browse to the following project directory: <variation name>_testbench/ testbench verilog/<variation name>
 - b. Run the following command to set up the required libraries, to compile the generated IP Functional simulation model, and to exercise the simulation model with the provided testbench:

do run_<variation_name>_tb.tcl

- 2. For VHDL testbench design:
 - a. Browse to the following project directory: <*variation name*>_testbench/ testbench vhdl/<*variation name*> testbench
 - b. Run the following command to set up the required libraries, to compile the generated IP Functional simulation model, and to exercise the simulation model with the provided testbench:





do run_<variation_name>_tb.tcl

For more information about simulating Altera IPs, refer to the *Simulating Intel FPGA Designs* section in the respective *Quartus Prime Pro Edition User Guide: Third-party Simulation* and *Quartus Prime Standard Edition User Guide: Third-party Simulation*.

Note:

Use the simulation models only for simulation and not for synthesis or any other purposes. Using these models for synthesis creates a nonfunctional design.

9.6.3. Simulation Model Files

Previously, the Triple-Speed Ethernet Intel FPGA IP generates a <variation_name>.vho or <variation_name>.vo file for VHDL or Verilog HDL IP functional simulation model.

For the new Triple-Speed Ethernet Intel FPGA IP created in Quartus Prime software version 13.0, the simulation model will be generated using the industrial standard IEEE simulation encryption.

The following table lists the scripts available for you to compile the simulation model files in a standalone flow.

Note:

The simulation support is different in Quartus Prime Windows and Linux version. Therefore, some of the files generated can be used only in the Linux environment. Refer to the *Quartus Prime User Guide: Third-party Simulation* for more details.

Table 122. Simulation Model Files


Directory Name	Description
sim/mentor/	Contains a ModelSim script msim_setup.tcl to set up and run a simulation. Note: The ModelSim-AE simulator is not supported for 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS variant. You must use another supported ModelSim simulator such as ModelSim SE.
sim/synopsys/vcs/	Contains a shell script vcs_setup.sh to set up and run a VCS* simulation.
sim/synopsys/vcsmx/	Contains a shell script vcsmx_setup.sh and synopsys_sim.setup to set up and run a VCS MX simulation.
sim/aldec/	Contains a Riviera-PRO* script rivierapro_setup.tcl to set up and run a simulation. Note: Riviera simulator is not supported for 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS variant.
sim/xcelium/	Contains a shell script xcelium_setup.tcl and other setup files to set up and run a simulation.



10. Software Programming Interface

10.1. Driver Architecture

Figure 87. Triple-Speed Ethernet Software Driver Architecture



Note:

- (1) The first n bytes are reserved for SGDMA descriptors, where $n = (Total number of descriptors + 3) \times 32$. Applications must not use this memory region.
- (2) For MAC variations without internal FIFO buffers, the transmit and receive FIFOs are external to the MAC function.

10.2. Directory Structure


Structure of the altera_triple_speed_ethernet directory.

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



Figure 88. Directory Structure



10.3. PHY Definition

By default, the software driver only supports the following PHYs:

- National DP83848C (10/100 Mbps)
- National DP83865 (10/100/1000 Mbps)
- Marvell 88E1111 (10/100/1000 Mbps)
- Marvell 88E1145 (Quad PHY, 10/100/1000 Mbps).

You can extend the software driver to support other PHYs by defining the PHY profile using the structure alt_tse_phy_profile and adding it to the system using the function alt_tse_phy_add_profile(). For each PHY instance, use the structure alt_tse_system_phy_struct to define it and the function alt tse system add sys() to add the instance to the system.

The software driver automatically detects the PHY's operating mode and speed if the PHY conforms to the following specifications:

- One bit to specify duplex and two consecutive bits (the higher bit being the most significant bit) to specify the speed in the same extended PHY specific register.
- The speed bits are set according to the convention shown in PHY Speed Bit Values.



Table 123. PHY Speed Bit Values

Speed (Mbps)	PHY Speed Bits	
	MSB	LSB
1000	1	0
100	0	1
10	0	0

For PHYs that do not conform to the aforementioned specifications, you can write a function to retrieve the PHY's operating mode and speed, and set the field *link_status_read in the PHY data structure to your function's address.

You can also execute a function to initialize a PHY profile or a PHY instance by setting the function pointer (*phy_cfg and *tse_phy_cfg) in the respective structures to the function's address.

Example of PHY Profile Structure

```
typedef struct alt_tse_phy_profile_struct{ /* PHY profile */
/*The name of the PHY*/
char name[80];
/*Organizationally Unique Identififier*/
alt_u32 oui;
/*PHY model number*/
alt u8 model number;
/*PHY revision number*/
alt_u8 revision_number;
/*The location of the PHY Specific Status Register*/
alt_u8 status_reg_location;
/*The location of the Speed Status bit in the PHY Specific Status
Register*/
alt_u8 speed_lsb_location;
/*The location of the Duplex Status bit in the PHY Status Specific
Register*/
alt_u8 duplex_bit_location;
/*The location of the Link Status bit in PHY Status Specific
Register*/
alt_u8 link_bit_location;
/*PHY initialization function pointer-profile specific*/
alt_32 (*phy_cfg)(np_tse_mac *pmac);
/*Pointer to the function that reads and returns 32-bit link status.Possible
status:
full duplex (bit 0 = 1), half duplex (bit 0 = 0), gigabit (bit 1 = 1),
100Mbps (bit 2 = 1), 10Mbps (bit 3 = 1), invalid speed (bit 16 = 1).*/
alt_u32 (*link_status_read)(np_tse_mac *pmac);
} alt_tse_phy_profile;
```





Example of PHY Instance Structure

```
typedef struct alt_tse_system_phy_struct { /* PHY instance */

/* PHY's MDIO address */
alt_32tse_phy_mdio_address;

/* PHY initialization function pointer—instance specific */
alt_32 (*tse_phy_cfg)(np_tse_mac *pmac);

} alt_tse_system_phy;
```

10.4. Using Multiple SG-DMA Descriptors

To successfully use multiple SG-DMA descriptors in your application, make the following modifications:

- Set the value of the constant ALTERA_TSE_SGDMA_RX_DESC_CHAIN_SIZE in altera_avalon_tse.h to the number of descriptors optimal for your application. The default value is 1 and the maximum value is determined by the constant NUMBIGBUFFS. For TCP applications, Altera recommends that you use the default value.
- Increase the amount of memory allocated for the Interniche stack.

The memory space for the Interniche stack is allocated using the Interniche function pk_alloc(). Although user applications and other network interfaces such as LAN91C111 can share the memory space, Altera recommends that you use this memory space for only one purpose, that is storing unprocessed packets for the Triple-Speed Ethernet Intel FPGA IP. Each SG-DMA descriptor used by the device driver consumes a buffer size of 1536 bytes (defined by the constant BIGBUFSIZE) in the memory space. To achieve reasonable performance and to avoid memory exhaustion, add a new constant named NUMBIGBUFS to your application and set its value using the following guideline:

NUMBIGBUFS = <current value> + <number of SG-DMA descriptors>

By default, the constant NUMBIGBUFS is set to 30 in ipport.h. If you changed the default value in the previous release of the IP to optimize performance and resource usage, use the modified value to compute the new value of NUMBIGBUFS.

10.5. Using Jumbo Frames

To use jumbo frames, set the frm_length register to 9600 and edit the files and definitions.

Table 124. Jumbo Frames Definitions

File	Definition
ip\altera\ethernet \altera_eth_tse\src \software\lib\UCOSII	#define ALTERA_TSE_PKT_INIT_LEN 8206 #define ALTERA_TSE_MAX_MTU_SIZE 8192 #define ALTERA_TSE_MIN_MTU_SIZE 14
	continued





File	Definition
\inc\iniche \altera_eth_tse_iniche .h	
<pre>ip\altera\ethernet \altera_eth_tse\src \software\lib\HAL\inc \altera_avalon_tse.h</pre>	#define ALTERA_TSE_MAC_MAX_FRAME_LENGTH 8196 (26)
<pre><bsp directory="" project=""> \iniche\src\h \nios2\ipport.h</bsp></pre>	#ifndef BIGBUFSIZE #define BIGBUFSIZE 1536 #endif

10.6. API Functions

This section describes each provided API function in alphabetical order.

10.6.1. alt_tse_mac_get_common_speed()

	Details
Prototype:	alt_tse_mac_get_common_speed(np_tse_mac *pmac)
Thread-safe:	No
Available from ISR:	No
Include:	<altera_avalon_tse.h></altera_avalon_tse.h>
Description:	The alt_tse_mac_get_common_speed() obtains the common speed supported by the PHYs connected to a multiport MAC and remote link partners.
Parameter:	pmac—A pointer to the base of the MAC control interface.
Return:	TSE_PHY_SPEED_1000 if the PHYs common speed is 1000 Mbps. TSE_PHY_SPEED_100 if the PHYs common speed is 100 Mbps. TSE_PHY_SPEED_10 if the PHYs common speed is 10 Mbps. TSE_PHY_SPEED_NO_COMMON if there isn't a common speed among the PHYs.
See also:	alt_32 alt_tse_mac_set_common_speed()

10.6.2. alt_tse_mac_set_common_speed()

	Details
Prototype:	<pre>alt_tse_mac_set_common_speed(np_tse_mac *pmac, alt_32 common_speed)</pre>
Thread-safe:	No
Available from ISR:	No
Include:	<altera_avalon_tse.h></altera_avalon_tse.h>
	continued

 $^{^{(26)}}$ The maximum value for ALTERA_TSE_MAC_MAX_FRAME_LENGTH is defined by the frm_length register.





	Details
Description:	The alt_tse_mac_set_common_speed() sets the speed of a multiport MAC and the PHYs connected to it.
Parameter:	pmac—A pointer to the base of the MAC control interface. common_speed—The speed to set.
Return:	TSE_PHY_SPEED_1000 if the PHYs common speed is 1000 Mbps. TSE_PHY_SPEED_100 if the PHYs common speed is 100 Mbps. TSE_PHY_SPEED_10 if the PHYs common speed is 10 Mbps. TSE_PHY_SPEED_NO_COMMON if there isn't a common speed among the PHYs. The current speed of the MAC and PHYs is not changed.
See also:	alt_32 alt_tse_mac_get_common_speed()

10.6.3. alt_tse_phy_add_profile()

	Details
Prototype:	alt_tse_phy_add_profile(alt_tse_phy_profile *phy)
Thread-safe:	No
Available from ISR:	No
Include:	<altera_avalon_tse.h></altera_avalon_tse.h>
Description:	The alt_tse_phy_add_profile() function adds a new PHY to the PHY profile. Use this function if you want to use PHYs other than Marvell 88E1111, Marvell Quad PHY 88E1145, National DP83865, and National DP83848C.
Parameter:	phy—A pointer to the PHY structure.
Return:	ALTERA_TSE_MALLOC_FAILED if the operation is not successful. Otherwise, the index of the newly added PHY is returned.

10.6.4. alt_tse_system_add_sys()

	Details
Prototype:	alt_tse_system_add_sys(alt_tse_system_mac *psys_mac, alt_tse_system_sgdma *psys_sgdma, alt_tse_system_desc_mem *psys_mem, alt_tse_system_shared_fifo *psys_shared_fifo, alt_tse_system_phy *psys_phy)
Thread-safe:	No
Available from ISR:	No
Include:	<pre><system.h><system.h><altera_avalon_tse_system_info.h> <altera_avalon_tse.h><altera_avalon_tse_system_info.h> <altera_avalon_tse_system_info.h><altera_avalon_tse_system_info.h></altera_avalon_tse_system_info.h></altera_avalon_tse_system_info.h></altera_avalon_tse_system_info.h></altera_avalon_tse.h></altera_avalon_tse_system_info.h></system.h></system.h></pre>
Description:	The alt_tse_system_add_sys() function defines the TSE system's components: MAC, scatter-gather DMA, memory, FIFO and PHY. This needs to be done for each port in the system.
Parameter:	psys_mac—A pointer to the MAC structure.
	continued



	Details
	psys_sgdma—A pointer to the scatter-gather DMA structure. psys_mem—A pointer to the memory structure. psys_shared_fifo—A pointer to the FIFO structure. psys_phy—A pointer to the PHY structure.
Return:	SUCCESS if the operation is successful.SUCCESS if the operation is successful. ALTERA_TSE_MALLOC_FAILED if the operation fails. ALTERA_TSE_SYSTEM_DEF_ERROR if one or more of the definitions are incorrect, or empty.

10.6.5. triple_speed_ethernet_init()

	Details
Prototype:	<pre>error_t triple_speed_ethernet_init(alt_niche_dev *p_dev)</pre>
Thread-safe:	No
Available from ISR:	No
Include:	<triple_speed_ethernet_iniche.h></triple_speed_ethernet_iniche.h>
Description:	The triple_speed ethernet_init() function opens and initializes the Triple-Speed Ethernet driver. Initialization involves the following operations: Set up the NET structure of the MAC device instance. Configure the MAC PHY Address. Register and open the SGDMA RX and TX Module of the MAC device instance. Enable the SGDMA RX interrupt and register it to the Operating System. Register the SGDMA RX callback function. Obtains the PHY Speed of the MAC. Set up the Ethernet MAC Register settings for the Triple-Speed Ethernet driver operation. Set up the initial descriptor chain to start the SGDMA RX operation.
Parameter:	p_dev—A pointer to the Triple-Speed Ethernet device instance.
Return:	SUCCESS if the Triple-Speed Ethernet driver is successfully initialized.
See also:	tse_mac_close()

10.6.6. tse_mac_close()

	Details		
Prototype:	int tse_mac_close(int iface)		
Thread-safe:	No		
Available from ISR:	No		
Include:	<triple_speed_ethernet_iniche.h></triple_speed_ethernet_iniche.h>		
Description:	The tse_mac_close() closes the Triple-Speed Ethernet driver by performing the following operations:		
	continued		





	Details	
	 Configure the admin and operation status of the NET structure of the Triple-Speed Ethernet driver instance to ALTERA_TSE_ADMIN_STATUS_DOWN. De-register the SGDMA RX interrupt from the operating system. Clear the RX_ENA bit in the command_config register to disable the RX datapath. 	
Parameter:	iface—The index of the MAC interface. This argument is reserved for configurations that contain multiple MAC instances.	
Return:	SUCCESS if the close operations are successful. An error code if de-registration of SGDMA RX from the operating system failed.	
See also:	triple_speed_ethernet_init()	

10.6.7. tse_mac_raw_send()

	Details	
Prototype:	<pre>int tse_mac_raw_send(NET net, char *data, unsigned data_bytes)</pre>	
Thread-safe:	No	
Available from ISR:	No	
Include:	<pre><triple_speed_ethernet_iniche.h></triple_speed_ethernet_iniche.h></pre>	
Description:	The tse_mac_raw_send() function sends Ethernet frames data to the MAC function. It validates the arguments to ensure the data length is greater than the ethernet header size specified by ALTERA_TSE_MIN_MTU_SIZE. The function also ensures the SGDMA TX engine is not busy prior to constructing the descriptor for the current transmit operation. Upon successful validations, this function calls the internal API, tse_mac_stxWrite, to initiate the synchronous SGDMA transmit operation on the current data buffer.	
Parameter:	net—The NET structure of the Triple-Speed Ethernet MAC instance. data—A data pointer to the base of the Ethernet frame data, including the header, to be transmitted to the MAC. The data pointer is assumed to be word-aligned. data_bytes—The total number of bytes in the Ethernet frame including the additional padding bytes as specified by ETHHDR_BIAS.	
Return:	SUCCESS if the current data buffer is successfully transmitted. SEND_DROPPED if the number of data bytes is less than the Ethernet header size. ENP_RESOURCE if the SGDMA TX engine is busy.	

10.6.8. tse_mac_setGMII mode()

	Details		
Prototype:	<pre>int tse_mac_setGMIImode(np_tse_mac *pmac)</pre>		
Thread-safe:	No		
Available from ISR:	No		
Include:	<pre><triple_speed_ethernet_iniche.h></triple_speed_ethernet_iniche.h></pre>		
	continued		





	Details	
Description:	The tse_mac_setGMIImode() function sets the MAC function operation mode to Gigabit (GMII). The settings of the command_configregister are restored at the end of the function.	
Parameter:	pmac—A pointer to the MAC control interface base address.	
Return:	SUCCESS	
See also:	tse_mac_setMIImode()	

10.6.9. tse_mac_setMIImode()

	Details		
Prototype:	int tse_mac_setMIImode(np_tse_mac *pmac)		
Thread-safe:	No		
Available from ISR:	No		
Include:	<triple_speed_ethernet_iniche.h></triple_speed_ethernet_iniche.h>		
Description:	The tse_mac_setMIImode() function sets the MAC function operation mode to MII (10/100). The settings of the command_config register are restored at the end of the function.		
Parameter:	pmac—A pointer to the MAC control interface base address.		
Return:	SUCCESS		
See also:	tse_mac_setGMIImode()		

10.6.10. tse_mac_SwReset()

	Details			
Prototype:	<pre>int tse_mac_SwReset(np_tse_mac *pmac)</pre>			
Thread-safe:	No			
Available from ISR:	No			
Include:	<pre><triple_speed_ethernet_iniche.h></triple_speed_ethernet_iniche.h></pre>			
Description:	The tse_mac_SwReset() performs a software reset on the MAC function. A software reset occurs with some latency as specified by ALTERA_TSE_SW_RESET_TIME_OUT_CNT. The settings of the command_config register are restored at the end of the function.			
Parameter:	pmac—A pointer to the MAC control interface base address.			
Return:	SUCCESS			

10.7. Constants

The following lists all constants defined for the MAC registers manipulation and provides links to detailed descriptions of the registers. It also list the constants that define the MAC operating mode and timeout values.





Table 125. Constants Mapping

Constant	Value	Description	
ALTERA_TSE_DUPLEX_ MODE_DEFAULT	1	0: Half-duplex 1:Full-duplex	
ALTERA_TSE_MAC_SPE ED_DEFAULT	0	0: 10 Mbps 1: 100 Mbps 2: 1000 Mbps	
ALTERA_TSE_SGDMA_R X_DESC_CHAIN_SIZE	1	The number of SG-DMA descriptors required for the current operating mode.	
ALTERA_CHECKLINK_T IMEOUT_THRESHOLD	1000000	The timeout value when the MAC tries to establish a link with a PHY.	
ALTERA_AUTONEG_TIM EOUT_THRESHOLD	250000	The auto-negotiation timeout value.	
Command_Config Regis	ster (Command_	_Config Register (Dword Offset 0x02) on page 87)	
ALTERA_TSEMAC_CMD_ TX_ENA_OFST	0	Configures the TX_ENA bit.	
ALTERA_TSEMAC_CMD_ TX_ENA_MSK	0x1		
ALTERA_TSEMAC_CMD_ RX_ENA_OFST	1	Configures the RX_ENA bit.	
ALTERA_TSEMAC_CMD_ RX_ENA_MSK	0x2		
ALTERA_TSEMAC_CMD_ XON_GEN_OFST	2	Configures the XON_GEN bit.	
ALTERA_TSEMAC_CMD_ XON_GEN_MSK	0x4		
ALTERA_TSEMAC_CMD_ ETH_SPEED_OFST	3	Configures the ETH_SPEED bit.	
ALTERA_TSEMAC_CMD_ ETH_SPEED_MSK	0x8		
ALTERA_TSEMAC_CMD_ PROMIS_EN_OFST	4	Configures the PROMIS_EN bit.	
ALTERA_TSEMAC_CMD_ PROMIS_EN_MSK	0×10		
ALTERA_TSEMAC_CMD_ PAD_EN_OFST	5	Configures the PAD_EN bit.	
ALTERA_TSEMAC_CMD_ PAD_EN_MSK	0x20		
ALTERA_TSEMAC_CMD_ CRC_FWD_OFST	6	Configures the CRC_FWD bit.	
ALTERA_TSEMAC_CMD_ CRC_FWD_MSK	0x40		
ALTERA_TSEMAC_CMD_ PAUSE_FWD_OFST	7	Configures the PAUSE_FWD bit.	
	1	continued	



Constant	Value	Description	
ALTERA_TSEMAC_CMD_ PAUSE_FWD_MSK	0x80		
ALTERA_TSEMAC_CMD_ PAUSE_IGNORE_OFST	8	Configures the PAUSE_IGNORE bit.	
ALTERA_TSEMAC_CMD_ PAUSE_IGNORE_MSK	0x100		
ALTERA_TSEMAC_CMD_ TX_ADDR_INS_OFST	9	Configures the TX_ADDR_INS bit.	
ALTERA_TSEMAC_CMD_ TX_ADDR_INS_MSK	0x200		
ALTERA_TSEMAC_CMD_ HD_ENA_OFST	10	Configures the HD_ENA bit.	
ALTERA_TSEMAC_CMD_ HD_ENA_MSK	0x400		
ALTERA_TSEMAC_CMD_ EXCESS_COL_OFST	11	Configures the EXCESS_COL bit.	
ALTERA_TSEMAC_CMD_ EXCESS_COL_MSK	0x800		
ALTERA_TSEMAC_CMD_ LATE_COL_OFST	12	Configures the LATE_COL bit.	
ALTERA_TSEMAC_CMD_ LATE_COL_MSK	0x1000		
ALTERA_TSEMAC_CMD_ SW_RESET_OFST	13	Configures the SW_RESET bit.	
ALTERA_TSEMAC_CMD_ SW_RESET_MSK	0x2000		
ALTERA_TSEMAC_CMD_ MHASH_SEL_OFST	14	Configures the MHASH_SEL bit.	
ALTERA_TSEMAC_CMD_ MHASH_SEL_MSK	0x4000		
ALTERA_TSEMAC_CMD_ LOOPBACK_OFST	15	Configures the LOOP_ENA bit.	
ALTERA_TSEMAC_CMD_ LOOPBACK_MSK	0x8000		
ALTERA_TSEMAC_CMD_ TX_ADDR_SEL_OFST	16	Configures the TX_ADDR_SEL bits (bits 16 - 18).	
ALTERA_TSEMAC_CMD_ TX_ADDR_SEL_MSK	0x70000		
ALTERA_TSEMAC_CMD_ MAGIC_ENA_OFST	19	Configures the MAGIC_ENA bit.	
ALTERA_TSEMAC_CMD_ MAGIC_ENA_MSK	0x80000		
ALTERA_TSEMAC_CMD_ SLEEP_OFST	20	Configures the SLEEP bit.	
	•	continued	





Constant	Value	Description	
ALTERA_TSEMAC_CMD_ SLEEP_MSK	0x100000		
ALTERA_TSEMAC_CMD_ WAKEUP_OFST	21	Configures the WAKEUP bit.	
ALTERA_TSEMAC_CMD_ WAKEUP_MSK	0×200000		
ALTERA_TSEMAC_CMD_ XOFF_GEN_OFST	22	Configures the XOFF_GEN bit.	
ALTERA_TSEMAC_CMD_ XOFF_GEN_MSK	0x400000		
ALTERA_TSEMAC_CMD_ CNTL_FRM_ENA_OFST	23	Configures the CNTL_FRM_ENA bit.	
ALTERA_TSEMAC_CMD_ CNTL_FRM_ENA_MSK	0x800000		
ALTERA_TSEMAC_CMD_ NO_LENGTH_CHECK_OF ST	24	Configures the NO_LENGTH_CHECK bit.	
ALTERA_TSEMAC_CMD_ NO_LENGTH_CHECK_MS K	0×1000000		
ALTERA_TSEMAC_CMD_ ENA_10_OFST	25	Configures the ENA_10 bit.	
ALTERA_TSEMAC_CMD_ ENA_10_MSK	0x2000000		
ALTERA_TSEMAC_CMD_ RX_ERR_DISC_OFST	26	Configures the RX_ERR_DISC bit.	
ALTERA_TSEMAC_CMD_ RX_ERR_DISC_MSK	0x4000000		
ALTERA_TSEMAC_CMD_ CNT_RESET_OFST	31	Configures the CNT_RESET bit.	
ALTERA_TSEMAC_CMD_ CNT_RESET_MSK	0x80000000		
Tx_Cmd_Stat Register	(Transmit and Re	eceive Command Registers (Dword Offset 0x3A – 0x3B) on page 93)	
ALTERA_TSEMAC_TX_C MD_STAT_OMITCRC_OF ST	17	Configures the OMIT_CRC bit.	
ALTERA_TSEMAC_TX_C MD_STAT_OMITCRC_MS K	0x20000		
ALTERA_TSEMAC_TX_C MD_STAT_TXSHIFT16_ OFST	18	Configures the TX_SHIFT16 bit.	
ALTERA_TSEMAC_TX_C MD_STAT_TXSHIFT16_ MSK	0x40000		
		continued	



Constant	Value	Description
Rx_Cmd_Stat Register (Transmit and Receive Command Registers (Dword Offset 0x3A – 0x3B) on page 93)		
ALTERA_TSEMAC_RX_C MD_STAT_RXSHIFT16_ OFST	25	Configures the RX_SHIFT16 bit
ALTERA_TSEMAC_RX_C MD_STAT_RXSHIFT16_ MSK	0x2000000	





11. Triple-Speed Ethernet Intel FPGA IP User Guide Archives

For the latest and previous versions of this user guide, refer to Triple-Speed Ethernet Intel FPGA IP User Guide. If an IP or software version is not listed, the user guide for the previous IP or software version applies.

IP versions are the same as the Quartus Prime Design Suite software versions up to v19.1. From Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





12. Document Revision History for the Triple-Speed Ethernet Intel FPGA IP User Guide

Document Version	Quartus Prime Version	IP Version	Changes
2024.10.07	24.3	22.4.0	Updated SGMII Auto-Negotiation topic to include a note about SGMII auto-negotiation settings.
2024.07.22	22.4	21.1.0	Updated the support level for Agilex 7 (E-Tile) in Table: Device Family Support for Triple-Speed Ethernet MAC from Preliminary to Final. Made editorial edits throughout the document.
2023.10.12	22.4	21.1.0	Updated product family name to "Intel Agilex® 7". Updated title Intel FPGA IEEE 1588v2 to Precision Time Protocol. Removed mentions of F-Tile: Resource Utilization for Triple-Speed Ethernet for Agilex 7 Devices table. Device Family Support for Triple-Speed Ethernet MAC table. Core Configuration Parameters table. PCS Transmit and Receive Latency table. TBI Interface Signals for External SERDES Chip table. Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA topic. Clock Signals Visible at Top-Level Design table.
2022.12.19	22.4	21.1.0	 Added 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS variant for Intel Stratix 10 devices: Added information for PCS interfaces in Features topic. Added 10/100/1000 Mbps Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS figure in High-Level Block Diagrams topic. Updated Core Configuration Parameters table to include 10/100/1000 Mb Ethernet MAC with 1000BASE-X/ SGMII TBI (LVDS I/O only) PCS. Added a new topic 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII TBI (LVDS I/O only) PCS Signals. Updated information in Sharing PLLs in Devices with LVDS Soft-CDR I/O. Removed Standalone 10/100/1000 Mbps Ethernet MAC figure in High-Level Block Diagrams topic. Removed 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (F-Tile) in Interface Signals topic. Removed Clock Connectivity in MAC with 2XTBI PCS and Embedded PMA (F-Tile) figure.
			continued

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



Document Version	Quartus Prime Version	IP Version	Changes
2022.11.25	22.1	20.0.0	Updated ifInErrors description in Statistics Counters table.
2022.05.30	22.1	20.0.0	Updated Generating a Design Example or Simulation Model topic • Added information to clarify support for Intel Stratix 10 devices only.
2022.04.04	22.1	20.0.0	Updated the following figures: 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers, with 1000BASE-X/SGMII PCS Signals. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS Signals. 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (F-Tile). Clock Distribution in MAC and SGMII PCS with LVDS Configuration - Optimal Case. Removed Intel Arria 10 Transceiver Native PHY Signals table in 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS Signals topic. Added FGT transceiver type signals to F-Tile Transceiver Direct PHY Signals table. Updated Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA topic. Added a new Figure: Clock Connectivity in MAC with 2XTBI PCS and Embedded PMA (F-Tile).
2021.10.04	21.3	19.5.0	Added support for Intel Agilex F-tile devices for the following core variant: — 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Added new topics: — 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (F-Tile) — F-tile Transceiver Direct PHY Signals Renamed topic title 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers, and 1000BASE-X/SGMII 2XTBI PCS Signals With Embedded PMA Signals to 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (E-Tile). Updated the following topics: — Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA — Interface Signals Updated the following tables: — Resource Utilization for Triple-Speed Ethernet for Intel Agilex Devices — PCS Transmit and Receive Latency
2021.08.23	21.2	19.4.0	Corrected the insert correction of the P2P transparent clock for Delay_Req in Table: Timestamp and Correction Insertion for 1-Step Clock Synchronization.
2021.06.29	21.2	19.4.0	Removed support for NCSim in Table: Simulation Model Files.
			continued



683402 | 2024.10.07

Document Version	Quartus Prime Version	IP Version	Changes
2021.06.23	21.2	19.4.0	Updated the Features topic. Added information on deterministic latency in Table: Overview of MAC Register Space. Added new topics: Deterministic Latency Deterministic Latency (Dword Offset 0xE1-0xD3) 10/100/1000 Ethernet MAC Without Internal FIFO Buffers with IEEE 1588v2, 1000BASE-X/SGMII 2XTBI PCS, SGMII Bridge, and Deterministic Latency Signals Deterministic Latency Clock Signals Deterministic Latency Datapath Signals Deterministic Latency Control and Status Interface Signals Deterministic Latency Interface Signals IEEE 1588v2 PCS TX PTP Alignment Interface Signals
2021.04.20	20.4	19.4.0	 Corrected the minimum supported grade with 1588 feature for Intel Cyclone 10 GX devices from -I3 to -I5 in Table: Device Family Support for Triple-Speed Ethernet MAC. Corrected the table description for Table: Resource Utilization for Triple-Speed Ethernet for Intel Cyclone 10 GX Devices to state that the resource utilization estimates are obtained by targeting the Intel Cyclone 10 GX (10CX220YU484I6G) device with speed grade -6.
2021.02.19	20.4	19.4.0	Updated the description in Receive of the SGMII Converter topic Updated the description in Ten-bit Interface section. Updated Table: Resource Utilization for Triple-Speed Ethernet in Intel Stratix 10 Devices to include resource utilization for Triple-Speed Ethernet with E-tile transceiver in Intel Stratix 10 devices. Removed Table: Resource Utilization for Triple-Speed Ethernet with E-Tile Transceiver in Intel Stratix 10 Devices. Updated for latest Intel branding standards.
2020.12.14	20.4	19.4.0	Added support for two new core variants for Intel Stratix 10 E-tile devices: — 10/100/1000-Mbps Ethernet MAC without internal FIFO buffers with 1000BASE-X/SGMII 2XTBI PCS — 10/100/1000-Mbps Ethernet MAC without internal FIFO buffers with IEEE 1588v2 and 1000BASE-X/SGMII 2XTBI PCS Added new Figure: 10/100/1000-Mbps Ethernet MAC Without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS. Added a footnote to the settings of 1000-Mbps Small MAC IP variation in Table: Resource Utilization for Triple-Speed Ethernet for Cyclone V Devices to state that the variant targets devices with -6 speed grade.





Document Version	Quartus Prime Version	IP Version	Changes
			Added a note to the description of the Interface parameter on the recommended speed grades for Cyclone devices in Table: Core Configuration Parameters.
			Updated Table: Resource Utilization for Triple-Speed Ethernet for Cyclone Devices.
			Added information on Intel Stratix 10 GXB PMA Adaptation parameter to Table: <i>PCS/Transceiver Options Parameters</i> .
			Updated the description in <i>IEEE 1588v2 Supported Configurations</i> .
			Updated the description for the following signals in Table: IEEE 1588v2 TX Timestamp Interface Signals:
			- tx_egress_timestamp_96b_data_n
			- tx_egress_timestamp_96b_valid
			- tx_egress_timestamp_64b_data
			- tx_egress_timestamp_64b_valid
			Updated the descriptions for the following signals in Table: IEEE 1588v2 TX Insert Control Timestamp Interface Signals:
			<pre>- tx_etstamp_ins_ctrl_residence_time_u pdate</pre>
			- tx_etstamp_ins_ctrl_checksum_zero
			- tx_etstamp_ins_ctrl_checksum_correct
			Updated Sharing PLLs in Devices with LVDS Soft- CDR I/O to include LVDS soft-CDR placement quidelines for Intel Agilex devices.
			Updated topic title 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS Signals to 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals. Made editorial updates throughout the document.
2020.10.05	19.4	19.4.0	Updated the following topic, figures, and table include the LVDS change:
			Sharing PLLs in Devices with LVDS Soft-CDR I/O
			Figure: Clock Distribution in MAC and SGMII PCS with LVDS Configuration—Optimal Case
			 Figure: Clock Distribution in MAC and 1000BASE-X PCS with LVDS Configuration— Optimal Case
			Table: Core Configuration Parameters
			Added a note to Simulation Model Files.
			Updated <i>Length Checking</i> with information about jumbo frame.
			 Updated Table: Core Configuration Parameters to include the information of the FPGA device with E- tile transceivers for Core Variation and Transceiver type.
			Updated Table: MAC Control Interface Signals to include more details about reg_busy. Made distributed the about the decrease.
			Made editorial updates throughout the document.
2020.02.27	19.4	19.4.0	Updated the Payload Pad Removal topic.
			continued



19.4. 19.4.	Document Version	Quartus Prime Version	IP Version	Changes
 PCS With Optional Embedded PMA topic. Updated the FPGA IEEE 1588v2 Feature topic. 		Version		 Added support for Intel Agilex devices. Added new section—Clocking Scheme of MAC with 2XTBI PCS and Embedded PMA. Added a foot note to the Minimum Speed Grade with 1588 Feature value of the Intel Stratix 10 (Etile) in Table: Device Family Support for Triple-Speed Ethernet MAC. Updated the Features topic. Updated the Performance and Resource Utilization topic: — Added new Table: Resource Utilization for Triple-Speed Ethernet for Intel Agilex Devices. — Update Table: Resource Utilization for Triple-Speed Ethernet in Intel Stratix 10 Devices. — Updated Table: Resource Utilization for Triple-Speed Ethernet with E-Tile Transceiver in Intel Stratix 10 Devices. — Updated Table: Resource Utilization for Triple-Speed Ethernet for Intel Arria 10 Devices. — Updated Table: Resource Utilization for Triple-Speed Ethernet for Intel Cyclone 10 GX Devices. — Updated Table: Resource Utilization for Triple-Speed Ethernet for Intel Cyclone 10 GX Devices. • Remove the note in the Generating a Design Example or Simulation Model topic. • Updated the description of the Transceiver type parameter in Table: Core Configuration Parameters. • Updated the parameter name Enable Stratix 10 transceiver dynamic reconfiguration to Enable E-tile transceiver dynamic reconfiguration to Enable E-tile transceiver dynamic reconfiguration in Table: PCS/Transceiver Options Parameters. • Added a new Topic—Intel LVDS Transmitter and Receiver Soft-CDR I/O Signals. • Updated the description in the Receive FIFO Buffer and Local Device Congestion topic. • Updated Table: PCS Transmit and Receive Latency to include latency information for the following Intel Stratix 10 E-tile configuration: — 10-Mbps SGMII 2XTBI PCS — 100-Mbps SGMII 2XTBI PCS — 100-Mbps SGMII 2XTBI PCS
continued				 PCS With Optional Embedded PMA topic. Updated the FPGA IEEE 1588v2 Feature topic. Updated the GMII Clock Signals topic.





Document Version	Quartus Prime Version	IP Version	Changes
Document Version		IP Version	Updated the following figures: Updated figure and figure title 10/100/1000-Mbps Ethernet MAC and 1000BASE-X/SGMII PCS with Optional PMA to 10/100/1000-Mbps Ethernet MAC and 1000BASE-X/SGMII PCS with PMA. Updated figure and figure title 1000BASE-X/SGMII PCS with PMA. Updated figure and figure title 1000BASE-X/SGMII 2XTBI PCS with Optional PMA to 1000BASE-X/SGMII 2XTBI PCS. Clock Distribution in MAC and SGMII PCS with GXB Configuration—Optimal Case. Clock Distribution in MAC and SGMII PCS with LVDS Configuration—Optimal Case. Power-Down. Corrected figure title PTP Frame in IEEE 8002 to PTP Frame in IEEE 802.3 Updated Figure: 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers Signals. Updated Figure: 10/100/1000 Multiport Ethern MAC Function with Internal FIFO Buffers, with 1000BASE-X/SGMII PCS Signals. Updated Figure: 0/100/1000 Ethernet MAC Function with Internal FIFO Buffers, and 1000BASE-X/SGMII 2XTBI PCS Signals With Embedded PMA Signals. Updated Figure: 10/100/1000 Multiport Ethern MAC Function with Internal FIFO Buffers, and 1000BASE-X/SGMII PCS Signals. Updated Figure: 10/100/1000 Multiport Ethern MAC Function with Internal FIFO Buffers, and 1000BASE-X/SGMII PCS Signals. Updated Figure: 10/100/1000 Multiport Ethern MAC Function with Internal FIFO Buffers, with Internal FIFO Buffers, and 1000BASE-X/SGMII PCS With Embedded PMA Signals. Updated Figure: 10/100/1000 Multiport Ethern MAC Function without Internal FIFO Buffers, with IEEE 1588v2, 1000BASE-X/SGMII PCS an Embedded PMA Signals. Updated Figure: 1000BASE-X/SGMII PCS Function Signals. Updated Figure: 1000BASE-X/SGMII PCS Function and PMA Signals. Updated Figure: 1000BASE-X/SGMII PCS Function and PMA Signals. Updated Figure: 1000BASE-X/SGMII PCS Function and PMA Signals.
			 Updated Figure: Reset Distribution in MAC with PCS and Embedded PMA. Updated the Table: GMII/RGMII/MII Clock Signals in the 10/100/1000 Ethernet MAC Signals section in the 10/1000 Ethernet MAC Signals section in the 10/1000 Ethernet MAC Signals section in the 10/1000 Ethernet MAC Signals sec
			remove tx_clkena and rx_clkena signals. • Added a new topic for the for the 10/100/1000 Ethernet MAC Signals section—Clock Enabler Signals. • Updated Table: Clock Signals Visible at Top-Level
			 Design: Updated the table description. Added footnotes for ff_tx_clk and ff_rx_clk. continued.



Document Version	Quartus Prime Version	IP Version	Changes
			Updated the note in the Creating Clock Constraints topic to state that the derive_pll_clocks command is not supported in Intel Stratix 10 devices because all PLL clocks are automatically generated by the SDC files generated alongside the PLL IP. Corrected the term gbx_pwrdn_in to gxb_pwrdn_in. Updated the term "MegaWizard Plug-In Manager" to "IP Catalog". Renamed topic title Intel Stratix 10 E-tile Transceiver Native PHY Signals. Updated for latest Intel branding standards.
2019.11.01	19.3	19.3.0	Corrected the minimum speed grade with 1588 feature for Intel Stratix 10 E-tile devices from "-I3" to "Not supported". Updated the descriptions in the following topics: — Features — Intel FPGA IP IEEE 1588v2 Feature Updated Table: IEEE 1588v2 Feature LVDS I/O Delay—Hardware.
2019.09.30	19.3	19.3.0	 Updated Table: Device Family Support for Triple-Speed Ethernet MAC. Updated Table: Simulation Model Files. Updated the notes for Figure: Clock Distribution in MAC and 1000BASE-X PCS with LVDS Configuration—Optimal Case.
2019.07.24	19.2	19.2.0	 Added support for two new core variants for Intel Stratix 10 E-tile devices: 10/100/1000-Mbps Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS 1000BASE-X/SGMII 2XTBI PCS Added a new Topic: GMII Converter. Added a new Table: Resource Utilization for Triple-Speed Ethernet with E-tile Transceiver in Intel Stratix 10 Devices. Updated Table: PCS/Transceiver Options Parameters: Added Intel Stratix 10 GXB Transceiver Options parameter to the table. Added a second note to clarify that the Transceiver Options and Series V GXB Transceiver Options parameters are not available in the Triple-Speed Ethernet Intel FPGA IP parameter editor interface of the Intel Quartus Prime Pro Edition software version 19.2 onwards. These options are only present in the Intel Quartus Prime Standard Edition software. Updated Table: PCS Transmit and Receive Latency to include latency information for Intel Stratix 10 E-tile configuration. Added a note to the MAC Configuration Register Space topic. Updated Table: PCS Control Register Bit Descriptions to update the descriptions for COLLISION_TEST and DUPLEX_MODE.





Document Version	Quartus Prime Version	IP Version	Changes
			Updated c0 clock frequency from 110 MHz to 100 MHz and added a note of recommended clock frequencies for different FIFO widths for ff_tx_clk and ff_rx_clk signals in Figure: Triple-Speed Ethernet Timing Constraint Example. Updated recommended clock frequencies for ff_tx_clk and ff_rx_clk signals in Table: Recommended Clock Input Frequency For Each IP Core Variant. Updated Table: Statistics Counters to change the ifOutDiscards register to Reserved. Restructured the document.
2019.03.29	17.1	17.1	Updated the note in the MAC Error Correction Code (ECC) topic to state that the error correction code (ECC) feature is applicable to Arria V GZ, Stratix V, and Intel Arria 10 devices.
2019.02.21	17.1	17.1	Updated the project directory path for VHDL design in the Simulate the IP Core topic.
2019.01.28	17.1	17.1	Added notes to the <i>Multicast Address Resolution</i> topic.
2018.11.28	17.1	17.1	Updated Table: Clock Signals Visible at Top-Level Design to add notes for ref_clk under MAC Only and MAC+PCS configurations.
2018.08.01	17.1	17.1	 Renamed the document as Triple-Speed Ethernet Intel FPGA IP Core User Guide. Updated the description of the MAC Transmit Datapath topic. Updated the "Command_Config Register Field Descriptions" and "PCS Configuration Registers" tables: Added HW reset values to all registers. Updated Table: Transmit and Receive Nominal Latency. Updated Table: Statistics Counters to update the descriptions for aOctetsReceivedOK, ifOutErrors, ifOutUcastPkts, ifOutMulticastPkts, and ifOutBroadcastPkts registers. Updated for latest Intel branding standards.

Date	Version	Changes
November 2017	2017.11.06	 Rebranded as Intel. Renamed the document as Intel FPGA Triple-Speed Ethernet IP Core User Guide. Added support for the Intel Stratix 10, Intel Cyclone 10 GX, and and Intel Cyclone 10 LP device families. Updated the description of the About This IP Core topic. Added "Intel FPGA IP Core Device Support Levels" table to the Device Family Support topic. Removed the Definition: Device Support Level topic. Updated the "Intel Arria 10 Resource Utilization", "Cyclone V Resource Utilization" table: Updated the IP core name from 1000BASE-X/SGMII PCS with PMA to 1000BASE-X/SGMII PCS.
		continued



Date	Version	Changes
		Updated the Generating a Design Example or Simulation Model topic: Added a note to clarify that the Generate Example Design option only generates the design for functional simulation. Added a note to clarify that the dynamically generated design example for functional simulation is available only in Intel Arria 10, Intel Cyclone GX, and Intel Stratix 10 devices.
		Updated the "Recommended Quartus Pin Assignments" table: Updated the Design Pin information for GLOBAL_SIGNAL pin assignment.
		 Updated the "Core Configuration Parameters" table: Added a note to the description of Interface parameter to clarify that RGMII interface is not supported in Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices from Intel Quartus Prime software version 17.1 onwards.
		 Added a note to the description of Number of ports to clarify that the number of ports supported for Triple-Speed Ethernet designs targeting Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices is 8 in Intel Quartus Prime software version 17.1 onwards.
		 Added a note to the description of Transceiver type parameter to clarify on the performance risk when using Triple-Speed Ethernet IP variant with LVDS I/O for PMA implementation in Intel Arria 10 devices for Intel Quartus Prime software versions 17.0.2 and earlier.
		Updated Figure: Hardware Multicast Address Resolution Engine
		Updated the "PCS Transmit and Receive Latency" table: Added PCS transmit and receive latency for Intel Stratix 10 and Intel Cyclone 10 CV devices
		 Cyclone 10 GX devices. Added a footnote under the Latency (Clock Cycles) column to clarify that the latency numbers are from simulation.
		Updated the description in the CRC Checking topic.
		• Updated the Configuration Register Space section:
		 Updated the "IEEE 1588v2 Feature PMA Delay—Hardware" table to include digital delay information for Intel Arria 10 devices.
		 Updated the "IEEE 1588v2 Feature LVDS I/O Delay—Hardware" table to include digital delay information for Intel Arria 10 and Intel Stratix 10 devices.
		 Updated the description of the MAC and PCS With LVDS Soft-CDR I/O topic: Added a note to clarify on the performance risk when using Triple-Speed Ethernet IP variant with LVDS I/O for PMA implementation in Intel Arria 10 devices for Intel Quartus Prime software versions 17.0.2 and earlier.
		Added a note to the Sharing PLLs in Devices with LVDS Soft-CDR I/O topic.
		 Updated the Creating Clock Constraints topic: Added a note to clarify that the derive_pll_clocks command is not supported in Intel Stratix 10 devices.
		Made editorial updates throughout the document.
March 2017	2017.03.08	 Updated the note below Figure 6-5 in the 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals topic.
		 Updated the Arria 10 and Cyclone V Resource Utilization tables to include information about 10/100/1000-Mbps Ethernet MAC and 1000BASE-X/SGMII PCS MegaCore Function.
		Updated the link in the Related Information section for the Altera IEEE 1588v2 Features topic.
		• Editorial fix to the notes in Figures 6-5, 6-6, 6-7, and 7-2.
January 2017	2017.01.05	Added ordering code IP-TRIETHERNETF for IEEE 1588v2 and product ID(s) 00BD and 0104 for Triple-Speed Ethernet and IEEE 1588v2.
January 2017	2017.01.05	Corrected typo in the Configuration Register Space topic.
•		continued





Corrected the Device Family Support topic to include all supported devices, including devices that do not have the 1588 feature support.	Date	Version	Changes
May 2016 2016.05.02 Updated the Device Family Support topic. Updated the Release Information topic. Updated the Release Information topic. Updated the Release Information topic. Page 2015 Removed the Design Example topic and the appendices that described the design components, Time-of-Day (TiD) Clock, ToD Synchronizer, and Packet Classifier. Added a link to the application note for the design example. Added the Document Archives topic that lists documents for the past releases. Removed the PMA and LVDS I/O Delay—Simulation Model tables from the IEEE 15892 Feature PMA Delay topic because simulation data is not deterministic. ToD Clock Chapter: Updated the device family support. Added a new parameter—PERIOD_CLOCK_FREQUENCY. Updated the device family support. Added a new parameter—PERIOD_CLOCK_FREQUENCY. Updated the Gevice family support. Chapsed the device family support. Chapsed the device family support. Chapsed the frequency range to 390.625 MHz (from 312.5 MHz) Added a new table—"Sampling Clock Frequency According to the Selected Parameter Settings", Updated the "Settings to Achieve the Recommended Factors for Stratix V PLL" table with more sampling clock factors. Updated the "Settings" Updated the Settings" Updated the Settings" Updated the Settings to Achieve the Recommended Factors for Stratix V PLL" table with more sampling clock factors. Updated the description for tx_serial_clk to state that the clock frequency is 1250 MHz. Updated the description for tx_serial_clk to state that the clock frequency is 1250 MHz. Chapsel_label_	October 2016	2016.10.31	 including devices that do not have the 1588 feature support. Removed mention of read_timeout in the topic about MAC reset. Updated the description of DISABLE_READ_TIMEOUT in the topic about the command_config register. Removed read_timeout and disable_read_timeout registers from the
- Updated the device family support Added a new parameter—PERIOD_CLOCK_FREQUENCY Updated the CSR description for SecondsH, SecondsL, NanoSec, Period, AdjustPeriod, DriftAdjust, and DriftAdjustRate ToD Synchronizer chapter: - Updated the device family support Changed the frequency range to 390.625 MHz (from 312.5 MHz) - Added a new table—"Sampling Clock Frequency According to the Selected Parameter Settings" Updated the "Settings to Achieve the Recommended Factors for Stratix V PLL" table with more sampling clock factors Updated the Parameter value of SYNC_MODE to "Between 0 to 15" (from "Between 0 to 6") Added a new parameter—SAMPLE_SIZE Updated the parameter value of SYNC_MODE to "Between 0 to 15" (from "Between 0 to 6") Added a new parameter—SAMPLE_SIZE Updated the description for tx_serial_clk to state that the clock frequency is 1250 MHz Changed instances of Quartus II to Quartus Prime. June 2015 2015.06.15 - Added a new parameter, in the Core Configuration Parameters table Added description for new signals—tx_clkena, rx_clkena, and led_panel_link Added Qsys-equivalent signal names for the following signals:Use clock enable for MAC - control_port_clock_connection: tx_clk - pcs_mac_tx_clock_connection: tx_clk - pcs_mac_tx_clock_connection: ff_rx_clk - transmit_clock_connection: ff_rx_clk - transmit_clock_connection: ff_rx_clk - transmit_occk_connection: ff_rx_clk - receive_clock_connection: ff_rx_clk - transmit_and Receive Datapath register initialization sequence from 0x00802223 to 0x00800223 Corrected the Command_config register setting for Enable MAC Transmit and Receive Datapath register initialization sequence from 0x00802223 to 0x00800223 Corrected the Dit width for pkt_class_dataUse clock enable signal in the following timing diagrams: - Receive Operation—MAC Without Internal FIFO Buffers Invalid Length Error During Receive Operation—MAC Without Internal	May 2016	2016.05.02	Updated the Device Family Support topic. Updated the Performance and Resource Utilization topic. Updated the Release Information topic. Removed the Design Example topic and the appendices that described the design components, Time-of-Day (ToD) Clock, ToD Synchronizer, and Packet Classifier. Added a link to the application note for the design example. Added the Document Archives topic that lists documents for the past releases. Removed the PMA and LVDS I/O Delay—Simulation Model tables from the IEEE 1588v2 Feature PMA Delay topic because simulation data is not
 Added description for new signals—tx_clkena, rx_clkena, and led_panel_link. Added Qsys-equivalent signal names for the following signals:Use clock enable for MAC control_port_clock_connection: clk pcs_mac_tx_clock_connection: tx_clk pcs_mac_rx_clock_connection: rx_clk receive_clock_connection: ff_rx_clk transmit_clock_connection: ff_tx_clk Revised the Command_config register field descriptions for bits 0, 1, and 13. Corrected the Command_config register setting for Enable MAC Transmit and Receive Datapath register initialization sequence from 0x00802223 to 0x00800223. Corrected the bit width for pkt_class_dataUse clock enable signal in the following timing diagrams: Receive Operation—MAC Without Internal FIFO Buffers. Invalid Length Error During Receive Operation—MAC Without Internal 	November 2015	2015.11.02	 Updated the device family support. Added a new parameter—PERIOD_CLOCK_FREQUENCY. Updated the CSR description for SecondsH, SecondsL, NanoSec, Period, AdjustPeriod, DriftAdjust, and DriftAdjustRate. ToD Synchronizer chapter: Updated the device family support. Changed the frequency range to 390.625 MHz (from 312.5 MHz) Added a new table—"Sampling Clock Frequency According to the Selected Parameter Settings". Updated the "Settings to Achieve the Recommended Factors for Stratix V PLL" table with more sampling clock factors. Updated the parameter value of SYNC_MODE to "Between 0 to 15" (from "Between 0 to 6"). Added a new parameter—SAMPLE_SIZE. Updated the description for tx_serial_clk to state that the clock frequency is 1250 MHz.
	June 2015	2015.06.15	 Added a new parameter, , in the Core Configuration Parameters table. Added description for new signals—tx_clkena, rx_clkena, and led_panel_link. Added Qsys-equivalent signal names for the following signals:Use clock enable for MAC control_port_clock_connection: clk pcs_mac_tx_clock_connection: tx_clk pcs_mac_rx_clock_connection: rx_clk receive_clock_connection: ff_rx_clk transmit_clock_connection: ff_tx_clk Revised the Command_config register field descriptions for bits 0, 1, and 13. Corrected the Command_config register setting for Enable MAC Transmit and Receive Datapath register initialization sequence from 0x00802223 to 0x00800223. Corrected the bit width for pkt_class_dataUse clock enable signal in the following timing diagrams: Receive Operation—MAC Without Internal FIFO Buffers. Invalid Length Error During Receive Operation—MAC Without Internal



Date	Version	Changes
		 Updated the following sections to indicate that the reconfiguration signals are not present in variations targeting Arria 10, Stratix V, Arria V, and Cyclone V devices with GX transceivers.
		 note in 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals
		SERDES control signals description in SERDES Control Signals.
		 note in 10/100/1000 Multiport Ethernet MAC with 1000BASE-X/SGMII PCS and Embedded PMA Signals
		— Sharing Transceiver Quads
		• Updated the description for Extended Statistics Counters (0x3C – 0x3E) to state the specific order for reading counters.
		Removed "10/100/1000-Mbps MAC with 1000BASE-X/SGMII PCS" configuration from the list of supported configurations in IEEE 1588v2 feature.
		Added a new topic—Using ToD Clock SecondsH, SecondsL, and NanoSecRegisters.
June 2014	14.0	
Julie 2014	14.0	Added a link to the Altera website that provides the latest device support information for Altera IP.
		Added a note in PCS/Transceiver Options—You must configure the Arria 10 Transceiver ATX PLL output clock frequency to 1250.0 MHz when using the Arria 10 Transceiver Native PHY with the Triple-Speed Ethernet IP core.
		Added MAC Error Correction Code (ECC) section.
		Added new support configuration for IEEE 1588v2 feature. Undeted the translated and we make a register bits in IEEE 1588v2.
		• Updated the tx_period and rx_period register bits in <i>IEEE 1588v2</i> Feature (Dword Offset 0xD0 - 0xD6).
		Updated the timing adjustment for the IEEE 1588v2 feature PMA delay in IEEE 1588v2 Feature PMA Delay.
		Revised the control interface signal names to reg_rd, reg_data_in, reg_wr, reg_busy, and reg_addr in MAC Control Interface.
		Added ECC status signals in ECC Status Signals and ECC Status Signals .
		Added Arria 10 Transceiver Native PHY signals in <i>Transceiver Native PHY Signals</i> .
		Added Transceiver Native PHY signal in <i>Transceiver Native PHY Signals</i> . Undertail the following the gignal discussors.
		Updated the following the signal diagrams:
		- 1000BASE-X/SGMII PCS Function Signals
		 10/100/1000 Ethernet MAC with 1000BASE-X/SGMII PCS Signals
		 — 10/100/1000 Multiport Ethernet MAC Function without Internal FIFO Buffers, with IEEE 1588v2, 1000BASE-X/SGMII PCS and Embedded PMA Signals
		Added IEEE 1588v2 feature PHY path delay interface signals in IEEE 1588v2 PHY Path Delay Interface Signals .
		Updated the Period and AdjustPeriod register bits in ToD Clock Configuration Register Space.
		Added two new conditions that the ToD synchronizer module supports in ToD Synchronizer chapter.
		Added three new recommended sampling clock frequencies in ToD Synchronizer chapter.
		Added a new setting of 32/63 in ToD Synchronizer Block.
		Updated the SYNC_MODE parameter value and description in ToD Synchronizer Parameter Settings.
December 2013	13.1	Added support for Arria 10 device.
		Added device family support list for IEEE 1588v2 variant.
		Updated the PCS/Transceiver options parameters in PCS/Transceiver Options .
	l	continued





Date	Version	Changes
		 Updated the bit order in SGMII MAC Mode Auto Negotiation, SGMII PHY Mode Auto Negotiation and If Mode Register (Word Offset 0x14). Added information on how to view all the signal names when implementing the IP in Qsys in Interface Signals. Added a section about exposed ports in the new user interface in Design Considerations.
May 2013	13.0	 Updated the MegaWizard Plug-In Manager flow in <i>Getting Started with Altera IP Cores</i>. Added information about generating a design example and simulation testbench in <i>Generating a Design Example or Simulation Model</i>. Updated the list of Quartus II generated files. Added information about the recommended pin assignments in <i>Design Constraint File No Longer Generated</i>. Updated the MegaCore parameter names and description in <i>Parameter Settings</i>. Updated the SGMII auto-negotiation description in <i>Functional Descriptions</i>. Added information about the IEEE 1588v2 feature PMA delay in <i>IEEE 1588v2 Feature PMA Delay</i>. Updated the Multiport Ethernet MAC with IEEE 1588v2, 1000BASE-X/SGMII PCS and Embedded PMA Signals. Updated the IEEE 1588v2 timestamp signal names. Added timing diagrams for IEEE 1588v2 timestamp signals. Added a section about migrating existing design to the Quartus II software new MegaCore user interface in <i>Design Considerations</i>. Updated <i>Timing Constraints</i> chapter, to describe the new timing constraint files and the recommended clock input frequency for each MegaCore Function variant. Added information about the simulation model files generated using IEEE simulation encryption in <i>Simulation Model Files</i>. Updated the jumbo frames file directory in <i>Using Jumbo Frames</i>. Updated the ToD configuration parameters in ToD Clock Parameter Setting and ToD interface signals, ToD Clock Avalon-ST Transmit Interface Signals and ToD Clock Avalon-MM Control Interface Signals. Added information to describe the ToD's drift adjustment in the Adjusting ToD Clock Drift. Added ToD Synchronizer and Packet Classifier chapters. Removed SOPC Builder information.
January 2013	12.1	 Added Altera IEEE 1588v2 Feature section in Chapter 4. Added information for the following GUI parameters: Enable timestamping, Enable PTP 1-step clock, and Timestamp fingerprint width in "Timestamp Options". Added MAC registers with IEEE 1588v2 feature. Added IEEE 1588v2 feature signals tables. Added Triple-Speed Ethernet with IEEE 1588v2 Design Example section. Added Time-of-Day Clock section.
June 2012	12.0	Added support for Cyclone V. Updated the Congestion and Flow Control section in Chapter 4. Added Register Initialization section in Chapter 5. Added holdoff_quant register description. Added UNIDIRECTIONAL_ENABLE bit description. Revised and moved the section on Timing Constraint to a new chapter. Added information about how to customize the SDC file in Chapter 8. Added Pause Frame Generation section.



683402 | 2024.10.07

Date	Version	Changes
November 2011	11.1	Added support for Arria V. Revised the Device Family Support section in Chapter 1. Added disable_read_timeout and read_timeout registers at address 0x15 and 0x16.
June 2011	11.0	 Updated support for Cyclone IV GX, Cyclone III LS, Aria II GZ, HardCopy IV GX/E and HardCopy III E devices. Revised Performance and Resource Utilization section in Chapter 1. Updated Chapter 3 to include Qsys System Integration Tool Design Flow. Added Transmit and Receive Latencies section in Chapter 4. Updated all MAC register address to dbyte addressing.
December 2010	10.1	 Added support for Arria II GZ. Added a new parameter, Starting Channel Number. Streamlined the contents and document organization.
August 2010	10.0	Added support for Stratix V. Revised the nomenclature of device support types. Added chapter 5, Design Considerations. Moved the Clock Distribution section to this chapter and renamed it to Optimizing Clock Resources in Multiport MAC and PCS with Embedded PMA. Added sections on PLL Sharing and Transceiver Quad Sharing. Updated the description of Enable transceiver dynamic reconfiguration.
November 2009	9.1	 Added support for Cyclone IV, Hardcopy III, and Hardcopy IV, and updated support for Hardcopy II to full. Updated chapter 1 to include a feature comparison between 10/100/1000 Ethernet MAC and small MAC. Updated chapter 4 to revise the 10/100/1000 Ethernet MAC description, Length checking, Reset, and Control Interface sections.
March 2009	9.0	 Added support for Arria II GX. Updated chapter 3 to include a new parameter that enables wider statistics counters. Updated chapter 4 to reflect support for different speed in multiport MACs and gated clocks elimination. Updated chapter 6 to reflect enhancements made on the device drivers.
November 2008	8.1	 Updated Chapters 3 and 4 to add description on dynamic reconfiguration. Updated Chapter 6 to include a procedure to add unsupported PHYs.
May 2008	8.0	 Revised the performance tables and device support. Updated Chapters 3 and 4 to include information on MAC with multi ports and without internal FIFOs. Revised the clock distribution section in Chapter 4. Reorganized Chapter 5 to remove redundant information and to include the new testbench architecture. Updated Chapter 6 to include new public APIs.
October 2007	7.2	 Updated Chapter 1 to reflect new device support. Updated Chapters 3 and 4 to include information on Small MAC.
May 2007	7.1	 Added Chapters 2, 3, 5 and 6. Updated contents to reflect changes and enhancements in the current version.
March 2007	7.0	Updated signal names and description.
December 2006	6.1	Global terminology changes: 1000BASE-X PCS/SGMII to 1000BASE-X/SGMII PCS, host side or client side to internal system side, HD to half-duplex. Initial release of document on Web.
December 2006	6.1	Initial release of document on DVD.







A. Ethernet Frame Format

A.1. Basic Frame Format

Figure 89. MAC Frame Format

Frame length

PREAMBLE	
SFD	
DESTINATION ADDRESS	
SOURCE ADDRESS	
LENGTH/TYPE	
01500/9600 octets PAYLOAD DATA	
PAD	
FRAME CHECK SEQUENCE	
EXTENSION (half duplex only)	

A basic Ethernet frame comprises the following fields:

- Preamble—a maximum of 7-octet fixed value of 0x55.
- Start frame delimiter (SFD)—a 1-octet fixed value of 0xD5 which marks the beginning of a frame.
- Destination and source addresses—6 octets each. The least significant byte is transmitted first.
- Length or type—a 2-octet value equal to or greater than 1536 (0x600) indicates a type field. Otherwise, this field contains the length of the payload data. The most significant byte of this field is transmitted first.
- Payload Data and Pad—variable length data and padding.
- Frame check sequence (FCS)—a 4-octet cyclic redundancy check (CRC) value for detecting frame errors during transmission.
- An extension field—Required only for gigabit Ethernet operating in half-duplex mode. The MAC function does not support this implementation.

A.2. VLAN and Stacked VLAN Frame Format

The extension of a basic MAC frame is a virtual local area network (VLAN) tagged frame, which contains an additional 4-byte field for the VLAN tag and information between the source address and length/type fields. VLAN tagging is defined by the IEEE Standard 802.1Q. VLAN tagging can identify and separate many groups' network

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



traffic from each other in enterprise and metro networks. Each VLAN group can consist of many users with varied MAC address in different geographical locations of a network. VLAN tagging increases and scales the network performance and add privacy and safety to various groups and customers' network traffic.

VLAN tagged frames have a maximum length of 1522 bytes, excluding the preamble and the SFD fields.

Figure 90. VLAN Tagged MAC Frame Format

	7 octets PREAMBLE	
	1 octet	SFD
	6 octets	DESTINATION ADDRESS
	6 octets	SOURCE ADDRESS
	2 octets	LENGTH/TYPE (VLAN Tag 0x8100)
	2 octets	VLAN info
Frame length	2 octets	CLIENT LENGTH/TYPE
	01500/9600 octets	PAY LOAD DATA
	042 octets	PAD
	4 octets	FRAME CHECK SEQUENCE
·		EXTENSION (half duplex only)

In metro Ethernet applications, which require more scalability and security due to the sharing of an Ethernet link by many service providers, MAC frames can be tagged with two consecutive VLAN tags (stacked VLAN). Stacked VLAN frames contain an additional 8-byte field between the source address and client length/type fields, as illustrated.

Figure 91. Stacked VLAN Tagged MAC Frame Format

	7 octets	PREAMBLE	
	1 octet	SFD	
	6 octets	DESTINATION ADDRESS	
	6 octets	SOURCE ADDRESS	
	2 octets	LENGTH/TYPE (VLAN Tag 0x8100)	
	2 octets	VLAN info	Stacked VLANs
)	2 octets	LENGTH/TYPE (VLAN Tag 0x8100)	Stacked VLAINS
Frame length	2 octets	VLAN info	
	2 octets	CLIENT LENGTH/TYPE	
	01500/9600 octets	PAY LOAD DATA	
	038 octets	PAD	
	4 octets	FRAME CHECK SEQUENCE	
		EXTENSION (half duplex only)	



A.3. Pause Frame Format

A pause frame is generated by the receiving device to indicate congestion to the emitting device. If flow control is supported, the emitting device should stop sending data upon receiving pause frames.

The length/type field has a fixed value of 0x8808, followed by a 2-octet opcode field of 0x0001. A 2-octet pause quanta is defined in the second and third bytes of the frame payload (P1 and P2). The pause quanta, P1, is the most significant byte. A pause frame has no payload length field, and is always padded with 42 bytes of 0x00.

Figure 92. Pause Frame Format

7octets	PREAMBLE	
1 octet	SFD	
6 octets	DESTINATION ADDRESS	
6 octets	SOURCE ADDRESS	
2 octets	TYPE (0x8808)	
2 octets	OPCODE (0X0001)	
2 octets	PAUSE QUANTA (P1, P2)	Payload
42 octets	PAD	
4 octets	CRC	

A.3.1. Pause Frame Generation

When you turn on the **Enable full-duplex flow control** option, pause frame generation is triggered by the following events:

- RX FIFO fill level hits the rx_section_empty threshold.
- XOFF register write.
- · XON register write.
- XOFF I/O pin (xoff gen) assertion.
- XON I/O pin (xon gen) assertion.

If the RX FIFO buffer is almost full, the MAC function triggers the pause frame generation to the remote Ethernet device.

If the local Ethernet device needs to generate pause frame via XOFF or XON register write or I/O pin assertion, it is recommended to set the $rx_section_empty$ register to a larger value to avoid non-deterministic result.

The following table summarizes the pause frame generation based on the above events.



Table 126. Pause Frame Generation

Register Write or I/O Pin Assertion (1)		Description	
XOFF_GEN	XON_GEN		
1	0	If the XOFF_GEN bit is set to 1, the XOFF pause frames are continuously generated and sent to the MII/GMII TX interface until the XOFF_GEN bit is cleared.	
0	1	If the XON_GEN bit is set to 1, the XON pause frames are continuously generated and sent to the MII/GMII TX interface until the XON_GEN bit is cleared.	
1	1	This event is not recommended as it produces non-deterministic result.	

Note to Pause Frame Generation:

^{1.} Set the XON and XOFF registers to 0 when you use the I/O pin to generate the pause frame and vice versa.





B. Simulation Parameters

B.1. Functionality Configuration Parameters

You can use these parameters to enable or disable specific functionality in the MAC and PCS.

Table 127. IP Functionality Configuration Parameters

Parameter	Description	Default	
Supported in configurat	Supported in configurations that contain the 10/100/1000 Ethernet MAC		
ETH_MODE	_MODE 10: Enables MII. 100: Enables MII. 1000: Enables GMII.		
HD_ENA	Sets the HD_ENA bit in the command_config register. See Command_Config Register (Dword Offset 0x02).	0	
TB_MACPAUSEQ	Sets the pause_quant register. See Base Configuration Registers (Dword Offset $0x00-0x17$).	15	
TB_MACIGNORE_PAUSE	Sets the PAUSE_IGNORE bit in the command_config register. See Command_Config Register (Dword Offset 0x02).	0	
TB_MACFWD_PAUSE	Sets the PAUSE_FWD bit in the command_config register. See Command_Config Register (Dword Offset 0x02).	0	
TB_MACFWD_CRC	Sets the CRC_FWD bit in the command_config register. See Command_Config Register (Dword Offset 0x02).	0	
TB_MACINSERT_ADDR	Sets the ADDR_INS bit in the command_config register. See Command_Config Register (Dword Offset 0x02).		
TB_PROMIS_ENA	Sets the PROMIS_EN bit in the command_config register. See Command_Config Register (Dword Offset 0x02).	1	
TB_MACPADEN	Sets the PAD_EN bit in the command_config register. See Command_Config Register (Dword Offset 0x02).		
TB_MACLENMAX	Maximum frame length.	1518	
TB_IPG_LENGTH	Sets the $tx_{ipg_{length}}$ register. See Base Configuration Registers (Dword Offset $0x00 - 0x17$).	12	
TB_MDIO_ADDR0	Sets the mdio_addr0 register. See Base Configuration Registers (Dword Offset 0x00 - 0x17).	0	
TB_MDIO_ADDR1	Sets the mdio_addrl register. See Base Configuration Registers (Dword Offset 0x00 - 0x17).		
TX_FIFO_AE	Sets the tx_almost_empty register. See Base Configuration Registers (Dword Offset $0x00-0x17$).	8	
TX_FIFO_AF	Sets the tx_almost_full register. See Base Configuration Registers (Dword Offset $0x00-0x17$).	10	
	C	ontinued	

[©] Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

^{9001:2015} Registered



Parameter	Description	Default
RX_FIFO_AE	Sets the rx_almost_empty register. See Base Configuration Registers (Dword Offset $0x00-0x17$).	
RX_FIFO_AF	Sets the rx_almost_full register. See Base Configuration Registers (Dword Offset 0x00 - 0x17).	8
TX_FIFO_SECTION_EMP TY	Sets the tx_section_empty register. See Base Configuration Registers (Dword Offset $0x00 - 0x17$).	16
TX_FIFO_SECTION_FUL	Sets the tx_section_full register. See Base Configuration Registers (Dword Offset 0x00 - 0x17).	16
RX_FIFO_SECTION_EMP TY	Sets the rx_section_empty register. See Base Configuration Registers (Dword Offset 0x00 - 0x17).	0
RX_FIFO_SECTION_FUL L	Sets the rx_section_full register. See Base Configuration Registers (Dword Offset 0x00 - 0x17).	16
MCAST_TABLEN	Specifies the first n addresses from MCAST_ADDRESSLIST from which multicast address is selected.	9
MCAST_ADDRESSLIST	A list of multicast addresses.	0x8876543 32211 0x8866443 52611 0xABCDEF 012313 0x9245654 5AB15 0x4326800 10217 0xADB589 215439 0xFFEACFE 3434B 0xFFCCDD AA3123 0xADB358 415439
Supported in configurat	ions that contain the 1000BASE-X/SGMII PCS	1
TB_SGMII_ENA	Sets the SGMII_ENA bit in the if_mode register. See If_Mode Register (Word Offset 0x14).	
TB_SGMII_AUTO_CONF Sets the USE_GMII_AN bit in the if_mode register. See If_Mode Register (Word Offset 0x14).		0

B.2. Test Configuration Parameters

You can use these parameters to create custom test scenarios.

Table 128. Test Configuration Parameters

Parameter	Description	Default	
Supported in configurations that contain the 10/100/1000 Ethernet MAC			
TB_RXFRAMES	Enables local loopback on the Ethernet side (GMII/MII/RGMII). The value must always be set to 0.	0	
TB_TXFRAMES	Specifies the number of frames to be generated by the Avalon streaming Ethernet frame generator.	5	
TB_RXIPG	IPG on the receive path.	12	
		ontinued	





Parameter	Description	Default
TB_ENA_VAR_IPG	0: A constant IPG, TB_RXIPG, is used by the GMII/RGMII/MII Ethernet frame generator.	0
	1: Enables variable IPG on the receive path.	
TB_LENSTART	Specifies the payload length of the first frame generated by the frame generators. The payload length of each subsequent frame is incremented by the value of TB_LENSTEP.	
TB_LENSTEP	Specifies the payload length increment.	1
TB_LENMAX	Specifies the maximum payload length generated by the frame generators. If the payload length exceeds this value, it wraps around to TB_LENSTART. This parameter can be used to test frame length error by setting it to a value larger than the value of TB_MACLENMAX.	1500
TB_ENA_PADDING	0: Disables padding.	1
	1: If the length of frames generated by the GMII/RGMII/MII Ethernet frame generator is less than the minimum frame length (64 bytes), the generator inserts padding bytes to the frames to make up the minimum length.	
TB_ENA_VLAN	O: Only basic frames are generated. 1: Enables VLAN frames generation. This value specifies the number of basic frames generated before a VLAN frame is generated followed by a stacked VLAN frame.	
TB_STOPREAD	Specifies the number of packets to be read from the receive FIFO before reading is suspended. You can use this parameter to test FIFO overflow and flow control.	
TB_HOLDREAD	Specifies the number of clock cycles before the Avalon streaming monitor stops reading from the receive FIFO.	
TB_TX_FF_ERR	0: Normal behavior.	0
	1: Drives the Avalon streaming error signal high to simulate erroneous frames transmission.	
TB_TRIGGERXOFF	Specifies the number of clock cycles from the start of simulation before the xoff_gen signal is driven.	
TB_TRIGGERXON	Specifies the number of clock cycles from the start of simulation before the xon_gen signal is driven high.	
RX_COL_FRM	Specifies which frame is received with collision. Valid in fast Ethernet and half-duplex mode only.	0
RX_COL_GEN	Specifies which nibble within the frame collision occurs.	0
TX_COL_FRM	Specifies which frame is transmitted with a collision. Valid in fast Ethernet and half-duplex mode only.	
TX_COL_GEN	Specifies which nibble within the frame collision occurs on the transmit path.	0
TX_COL_NUM	Specifies the number of consecutive collisions during retransmission.	0
TX_COL_DELAY	Specifies the delay, in nibbles, between collision and retransmission.	
TB_PAUSECONTROL	GMII frame generator does not respond to pause frames. Enables flow control in the GMII frame generator.	
TB_MDIO_SIMULATION	Enable / Disable MDIO simulation.	0
Supported in configurat	ions that contain the 1000BASE-X/SGMII PCS	
TB_SGMII_HD	0: Disables half-duplex mode.	0
		ontinued



Parameter	Description	Default
	1: Enables half-duplex mode.	
TB_SGMII_1000	0: Disables gigabit operation. 1: Enables gigabit operation.	1
TB_SGMII_100	0: Disables 100 Mbps operation.	0
	1: Enables 100 Mbps operation.	
TB_SGMII_10	0: Disables 10 Mbps operation.	0
	1: Enables 10 Mbps operation.	
TB_TX_ERR	0: Disables error generation. 1: Enables error generation.	0