#### Level Crossing Analog to Digital Converters

Janamani C. Ayyangalam 08407604

Under the Guidance of

Prof. A. N. Chandorkar

April 28, 2015

#### **Outline**

- Motivation
- Theory of level cross sampling scheme
- Reported level crossing ADC architectures
  - Level crossing asynchronous ADC
  - Signal dependent variable resolution ADC
  - Adaptive asynchronous ADC
- Proposed level crossing ADC architectures
  - Architecture for high activity signals
  - Architecture for low activity signals
- Conclusion & Future work
- References



#### Motivation

" If a function X(t) contains no frequencies higher than B Hz, it is determined by giving its ordinates at a series of points spaced 1/2B seconds apart "


- Nyquist sampling theorem

- Signals have interesting statistical properties.
  - Always constant and may vary during brief moments.
  - Maximum frequency is very high compared to the normal frequency.
- Nyquist signal processing architectures do not take advantage of them.
- Results in a large number of samples without any relevant information.
- Nyquist signal processing architecture should be active all the time.

#### Motivation

Some signals are constant most of the time. For example


- Signals generated from heart (ECG)
- Signals from temperature sensors
- Signals from pressure sensors etc.,



Electrocardiogram(ECG) signal




Nyquist sampling for ECG signal



Level cross sampling for ECG signal

### Level crossing sampling scheme

- The principle of level crossing sampling is the dual of Nyquist sampling.
- lacktriangle A sample is taken only when  $V_{in}$  crosses one of quantization levels.
- It leads to reduction in no of digital samples and activity of the circuit.
- Level cross sampling scheme simplifies design of Asynchronous ADCs.



# Level cross sampling vs Nyquist sampling

Difference between Nyquist sampling & Level cross sampling schemes


	Nyquist sampling	Level cross sampling
Conversion trigger	Clock	Level crossing
Amplitude	Quantized	Exact value
Time	Exact value	Quantized
SNR dependency	Number of bits	Timer period
Converter output	Amplitude	Amplitude & Time

#### Advantages of level cross sampling over Nyquist sampling

- Reduction in number of samples from ADC
- Reduction in activity of the ADC circuit




# Level crossing asynchronous ADC



Block diagram of the level crossing asynchronous ADC


# Drawbacks of level crossing asynchronous ADC



Waveform showing slope overload error in level crossing ADC




#### Signal dependent variable resolution ADC




Block diagram of the signal dependent variable resolution ADC

### Adaptive asynchronous ADC




Block diagram of the adaptive asynchronous ADC

### Proposed level crossing ADC architecture




Block diagram of the proposed level crossing ADC architecture

#### Controller operation for high activity ratio signals




Controller for high activity ratio signals




Number of clock cycles needed for conversion



## Controller operation for low activity ratio signals




Controller for low activity ratio signals



Number of clock cycles needed for conversion

# Circuit diagram of proposed ADC architecture



Proposed level crossing ADC circuit diagram



#### ADC specifications

- Technology UMC 180nm
- Power supply 1.8 V
- Resolution 8-bit
- Peak to peak analog input voltage 1 V
- Maximum analog input frequency 20K Hz

#### Analog Blocks


- Clocked Comparator
- Track & Hold
- Non overlapping clock generator
- Switching network for capacitor array
- Capacitor array

#### Digital Blocks


- Controller for high activity signals
- Controller for low activity signals



- Capacitor array is implemented using MIM capacitors.
- Switches for Capacitor array are implemented using analog MUX.
- Split capacitor array method is used in Capacitor array for DAC.
- Digital blocks are implemented using Faraday design kit.




Clocked Comparator used in proposed ADC architecture




Simulation results of Clocked Comparator used in proposed ADC architecture





Track and Hold used in proposed ADC architecture



Simulation results of Track and Hold used in proposed ADC architecture



#### Future work

- Future Work
  - Complete the connections between individual modules.
  - Complete the layout of capacitor array & Switching network.
  - Complete the place & route of controller blocks.
  - Send both designs for tapeouts in August.
  - Modify the proposed architecture for repetitive signals.
- Problems encountered when implementing design
  - Applying Timing constraints for multiple clock domains.
  - Problem with the capacitor layout because of multiplier.
  - Problem with the capacitor layout because of parasitics.



#### References



E. Allier, J. Goulier, G. Sicard, A. Dezzani, E. Andre and M. Renaudin, "A 120nm low power asynchronous ADC." International Symposium on Low Power Electronics and Design. 2005.



E. Allier, G. Sicard, L. Fesquet and M. Renaudin, "Asynchronous level crossing analog to digital converters," Elsevier Journal of the International Measurement Confederation, 2005.



E. Allier, G. Sicard, L. Fesquet, M. Renaudin, "A New Class of Asynchronous A/D Converters Based on Time Quantization." *International Symposium on Asynchronous Circuits and Systems*, 2003.



R. Agarwal, M. Trakimas and S. Sonkusale, "Adaptive asynchronous analog to digital conversion for compressed biomedical sensing," *IEEE Conference on Biomedical Circuits and Systems*, 2009.



A. Fayed and M. Ismail, "A High Speed, Low Voltage CMOS Offset Comparator," *Analog Integrated Circuits and Signal Processing*, 2003.



Daegyu Lee, Jincheol Yoo, Kyusun Choi and J. Ghaznavi, "Fat tree encoder design for ultra-high speed flash A/D converters," *Midwest Symposium on Circuits and Systems*, 2002.



F. Akopyan, R. Manohar, and A. B. Apsel, "A level-crossing flash asynchronous analog-to-digital converter," International Symposium on Asynchronous Circuits and Systems, 2006.