

Ph.D. Annual Progress Report

# Low Power Level Crossing A to D Converter

by

**Janamani C. Ayyangalam**

08407604

Under the guidance of

**Prof. A. N. Chandorkar**



Department of Electrical Engineering  
Indian Institute of Technology, Bombay

April 2015



## Abstract

Due to the increasing importance of products like laptops, music players, cell phones and implantable bio-medical products which are operated using batteries, it has become imperative to prolong the battery life as much as possible to achieve high performance. No significant improvements have been made in the energy density of commonly available batteries from many years. All batteries are limited to a maximum amount of energy per unit volume. The bigger the battery compartment, the longer the battery will last. On the other hand, advancements in CMOS technology is much faster than compared to the advancements in battery technology. By doubling the number of transistors on a chip for every two years, the battery technology is not sufficient to provide required power for the chips to attain an optimum performance. Hence, power reduction is an important and challenging target for these type of products.

Generally most of the real time signals are in analog form, for example sound generated vocally from human beings, bio-medical signals like electroencephalograph, electrocardiograph. Also, human beings perceive and retain information in analog form. Analog processing of these signals is very difficult because of the noise interference. Hence, Digital Signal Processing is used to process these signals because they are less prone to noise interference and advanced Digital Signal Processing algorithms made signal processing easy in digital domain. So, to convert these analog signals into digital signals analog-to-digital converters are used and similarly digital-to-analog converters are used to convert digital signals into analog signals for further processing. Systems like bio-chips which are implanted in the human body should consume very less power, at the same time we have to maintain its performance. Hence, it is quite challenging to come up with a low power and high speed analog-to-digital and digital-to-analog converters. In both these converters resolution, speed and power consumptions are most important features.

Importance of battery run systems continues to grow day by day. Traditional approaches to designing these systems vary from typical semiconductor design. Every low power design is different and will have its own interesting set of problems to solve. We have to think through every element of the design if we want to operate at low power levels. Some of important issues are to consider include power consumption limits, speed and size restrictions. Speed is one of the most important problem in low power design. Increase in speed results in higher power consumption. Similarly increase in area of the chip also results increase in power consumption. In this work an attempt has been made to design an analog-to-digital converter which consumes low power in applications where the signal should be monitored continuously and vary brief amount of time like pressure controller and flow controls etc.

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Level cross sampling scheme . . . . .	2
1.2	Organization of the Report . . . . .	4
<b>2</b>	<b>Literature Review</b>	<b>5</b>
2.1	Level crossing ADC . . . . .	5
2.2	Signal-dependent variable-resolution ADC . . . . .	6
2.3	Adaptive asynchronous ADC . . . . .	7
<b>3</b>	<b>Proposed ADC Architecture</b>	<b>8</b>
3.1	Controller for high frequency applications . . . . .	9
3.2	Controller for low frequency applications . . . . .	12
<b>4</b>	<b>Building Blocks</b>	<b>14</b>
4.1	Sample and Hold . . . . .	14
4.2	Clocked Comparator . . . . .	15
4.3	Proposed Digital-to-Analog converter . . . . .	15
<b>5</b>	<b>Conclusion and Future Work</b>	<b>16</b>
5.1	Conclusion . . . . .	16
5.2	Future Work . . . . .	16
	<b>References</b>	<b>18</b>

# List of Figures

1.1	Electrocardiograph (ECG) Signal. . . . .	1
1.2	Principle of the level cross sampling scheme. . . . .	2
1.3	Level cross sampling scheme for an ECG signal . . . . .	3
1.4	Slope overloading error in LC-ADC . . . . .	4
2.1	Block Diagram of level crossing ADC. . . . .	5
2.2	Block Diagram of level crossing ADC. . . . .	6
2.3	Block Diagram of level crossing ADC. . . . .	7
3.1	Block Diagram of Proposed ADC . . . . .	8
3.2	Controller operation for high frequency applications . . . . .	10
3.3	Reduction in activity with digital code . . . . .	11
3.4	Controller operation for low frequency applications . . . . .	12
3.5	Reduction in activity with digital code . . . . .	13
4.1	Circuit diagram of sample and hold . . . . .	14
4.2	Circuit diagram of clocked comparator . . . . .	15
4.3	Block diagram of proposed ADC . . . . .	15

# Chapter 1

## Introduction

Most of the systems using analog-to-digital converters (ADC's) bring signals with interesting statistical properties into operation, but Nyquist signal processing architectures do not take advantage of these properties. Actually, these signals (such as temperature sensors, pressure sensors, electro-cardiograms etc.) are almost always constant and may vary significantly only during brief moments like electrocardiograph as shown in Fig. 1.1.




Figure 1.1: Electrocardiograph (ECG) Signal.

The classical regular sampling and converting systems are highly constrained, due to the Shannon theory, which is to ensure for the sampling frequency to be at least twice the maximum input signal frequency. Therefore, in the time domain, this condition can be translated as a large number of samples without any relevant information. This effect implies a useless increase of activity of the circuit compared to the supplied output digital information relevance, and so a useless increase of the power dissipation. It has been proved that ADC's using a non equi-repartition of the samples in time lead to interesting power savings compared to Nyquist ADC's [1].

## 1.1 Level cross sampling scheme

The principle of level crossing ADC's is the dual case of Nyquist ADC's. In Nyquist ADC's the samples are taken at fixed intervals of time with reference to the clock signal. The minimum clock signal is chosen to be twice the maximum frequency of the analog input signal. For signals in which the frequency content is very low for most of the time, with rare occurrences of high frequency contents, it leads to over sampling. Hence, taking samples at regular intervals of time unnecessarily increases circuit activity, which in turn increases the power consumption [2].




Figure 1.2: Principle of the level cross sampling scheme.

In Nyquist ADC's the time instants are perfectly known and samples of amplitude are quantized, where as in case of level crossing ADC's the amplitude levels are known and the samples of time are quantized. Fig. 1.2 shows the level cross sampling scheme [3]. In level crossing ADC's the occurrence of samples depend on signal amplitude variations, this sampling scheme removes the conversion of redundant samples or samples without any relevant information when the analog signal is quiet. Therefore, it leads to a compression of digital samples and reduction in the activity of the circuit. Level cross sampling is best suited for asynchronous and low power applications [4]. Difference between Nyquist sampling and level cross sampling schemes is illustrated in Table. 1.1.

Table 1.1: Difference Between Nyquist & Level Cross Sampling Schemes

	Nyquist Sampling	Level Cross Sampling
Conversion Trigger	Clock	Level Crossing
Amplitude	Quantized	Exact Value
Time	Exact Value	Quantized
SNR Dependency	Number of Bits	Timer Period
Converter Output	Amplitude	Amplitude & Time

In level crossing ADC's for M-bits resolution it requires  $2^M - 1$  quantization levels are regularly disposed along the amplitude range of the input signal  $V_{in}$ . A sample is taken only when the analog input signal  $V_{in}$  crosses one of quantization levels. Contrary to classical Nyquist sampling, samples are not regularly spaced out in time, because it depends on the variation of input signal  $V_{in}$  [5].




Figure 1.3: Level cross sampling scheme for an ECG signal

The level cross sampling scheme can be understood by using Fig. 1.3, which shows a typical ECG signal. Level crossing ADC's are driven by the level cross rather than by clock ie., the conversion process triggers when the analog input crosses any of the quantization levels. The dotted lines represent quantization levels. The shape of the analog input signal can be preserved by calculating the time difference between two successive samples. Thus, outputs from level crossing ADC's are amplitude and time data pairs, unlike that of Nyquist ADC's where the output consists of only amplitude data.

The time taken from analog input crossing one of the quantization levels to complete conversion process is called loop delay of that level crossing ADC. The loop delay of the level crossing ADC's decides the maximum input signal frequency which can be track without slope overload error by the level crossing ADC. Fig. 1.4 shows slope overloading error in level crossing ADC. The maximum frequency of the input with which the level crossing ADC can track without slope overload error can be calculated by using loop delay of the level crossing ADC [6].

There are some drawbacks in level cross sampling ADC's, timer will define the resolution of the level crossing ADC's, which requires separate high speed clock generation circuit for timer to calculate the difference between present sample and previous sample. When tracking analog input signal it follows linear successive approximation which can't track sharp raise and fall edges in analog input signal [7]. When designing level crossing ADC's one must know the statistical properties of the signal clearly, once designed for particular application it can't be used for other application effectively.






Figure 1.4: Slope overloading error in LC-ADC

The proposed architecture is aimed to reduce this loop delay so that it can track high frequency components in input analog signal without slope overloading error. It is achieved by reducing the conversion steps when the signal changes rapidly by checking for complete analog input range by incorporating binary search algorithm in conversion process.

## 1.2 Organization of the Report

The remainder of the report is organized as follows. Chapter 2 gives a brief overview on literature review of the level crossing ADC architectures. Chapter 3 describes the proposed ADC architectures, its principle is based on a level cross sampling scheme that allow reduction in activity of the circuit. Chapter 4 presents building blocks and simulation results. Chapter 5 describes conclusion and future work.

# Chapter 2

## Literature Review

Most of the reported level crossing ADC's suffer from the large loop delay which results in slope overloading error. Some of the authors tried to eliminate the slope overload problem in level crossing ADC's, but they end up in increasing complexity or with some other problem. Following section briefly describes the attempts made to eliminate the slope overload problem in level crossing ADC's.

### 2.1 Level crossing ADC

Level cross sampling is best suited for asynchronous ADC's. Fig. 2.1 shows a block diagram of level crossing ADC architecture [8]. The architecture of the level crossing ADC is a tracking loop controlled by the analog input signal  $V_{in}$ . It is composed of a difference quantificator, an up/down counter, a digital-to-analog converter (DAC), and a timer. Difference quantificator behaves like a window detector, when the analog input  $V_{in}$  is within the specified range both outputs  $INC$  and  $DCR$  from difference quantificator are zero.




Figure 2.1: Block Diagram of level crossing ADC.

If the analog input  $V_{in}$  crosses the specified range it generates either *INC* or *DCR* depending on the direction of analog input  $V_{in}$ . Generally the range of the difference quantificator will be +LSB to -LSB of the reference signal generated by the DAC. Up/down counter counts the number of transitions the analog input  $V_{in}$  have. If the *INC* signal from difference quantificator becomes '1' the counter contents will be incremented by one, if the *DCR* signal generated from difference quantificator becomes '1' the contents of the counter are decremented by one, in a simplified sense the contents of the up/down counter refers to the digital value corresponding to then analog input value of the level crossing ADC.

The DAC which converts the digital input form up/down counter in to the corresponding analog value, which is used to generate the reference value for the difference quantificator. Timer is driven by high speed clock which counts the time difference between the present sample and the previous sample. All the hand shaking signals are asynchronous between the block. Once the whole operation is completed it waits till another transition occurred in the difference quantificator.

Generally the up-down counter in level crossing ADC is implemented using an adder-subtractor circuit. As the number of bits in up-down counter increases the delay in calculating the up-down counter value increases when a trigger generated by the difference quantificator. This increase in delay results in increased loop delay of the level crossing ADC. If the loop delay of the level crossing ADC increases, it effectively reduces the maximum frequencies in the input signal which it can track without slope overload error.

## 2.2 Signal-dependent variable-resolution ADC

The authors kurchuk et al have suggested signal dependent variable resolution quantization technique to reduce slope overload error. Fig. 2.2 shows a block diagram of slope dependent variable resolution quantization level crossing ADC architecture [9]. In this technique a slope detector at the input of ADC is used to measure the slope of the input analog signal. Depending on the slope of the input analog signal, the controller circuit in level crossing ADC changes the resolution of the level crossing ADC.




Figure 2.2: Block Diagram of level crossing ADC.

The effectiveness of this technique depends on how accurately the slope is measured by the input slope detector. In this technique the complexity of the level crossing ADC increases with the number of bits to represent the slope. There is some delay in the output because first the slope detector should detect the the slope then the conversion process is started.

## 2.3 Adaptive asynchronous ADC

The authors Agarwal et al have suggested Adaptive asynchronous technique to reduce slope overload error. As the up-down counter linear fasion the autors replaced the up-down counter with the logic shown in Fig. 2.3 in variable input slope dependent level crossing ADC architecture [10]. The PSL block in block diagram is a pulse stretching logic, which is implemented with the low pass R-C filter. When any of the outputs of difference quantificator are high these PSL blocks extenend the pulse duration of the outputs of difference quantificator and the delay elements store it's value. Depending on the outputs of delay elements and outputs of the difference quantificator the increment/decrement step size is changed in controller logic. In this technique previous bits are stored, based on which the slope is estimated and the resolution of level crossing ADC is adjusted.




Figure 2.3: Block Diagram of level crossing ADC.

This technique has significant chances of misinterpreting the output when the slope of the input signal is changing. Apart from misinterpretation, the complexity of the circuit is proportional to the number of bits used to set its resolution.

The proposed architecture solves slope overloading error problem with minimal increase in complexity. The proposed technique is purely deterministic. In addition to improved performance, the proposed architecture can be reconfigured to operate in Nyquist mode. The proposed architecture also reduces power consumption when operated in Nyquist mode as compared to conventional successive approximation ADC's by reducing number of comparisons.

# Chapter 3

## Proposed ADC Architecture

The proposed architecture works based on level cross sampling scheme. Fig. 3.1 shows the block diagram of the proposed ADC. Initially the sample and hold (SAH) is in sampling mode, the DAC in successive approximation ADC generates the reference signals needed for the difference quantificator. Variation in the input analog signal crosses any of the reference signals generated by the DAC in successive approximation ADC then difference quantificator generates conversion signal to the controller circuit and the controller circuit places the SAH circuit in hold mode until the conversion process is completed. Otherwise, the SAH is in sampling mode until the input analog signal crosses any of the reference signal generated by DAC in successive approximation ADC.




Figure 3.1: Block Diagram of Proposed ADC

Controller circuit monitors the output of difference quantificator for a level crossing in the input analog signal. When the difference quantificator generates conversion signal the controller circuit generate all necessary control signals for the successive approximation ADC to convert the sampled analog signal into digital output, after completion of the conversion the analog output of the DAC is used to generate reference signal for the difference quantificator.

The controller circuit is also capable of loading an initial value in successive approximation register of successive approximation ADC at every conversion process. By loading an intelligent value into successive approximation register it further decreases the number of comparisons which results in a quick conversion process. Loading of initial value in successive approximation register depends on the previous output of the level crossing ADC and the direction in which input analog signal is traversing. Depending upon the application of level crossing ADC the contents of the successive approximation register are set from most significant bit (MSB) to least significant bit (LSB) or from LSB to MSB. A high speed counter is used to calculate the time difference between the present sample and the previous sample.

The proposed controller tracks the analog input in logarithmic fashion rather than linear fashion which is generally followed in conventional level crossing ADC's. At maximum the proposed level crossing ADC takes  $2N$  clock cycles for complete the process in low frequency applications and  $N$  clock cycles for high frequency applications. Whereas in conventional level crossing ADC's which use up-down counter will take  $2^N$  clock cycles to complete the operation when the analog input changes from minimum to maximum value. Further the controller circuit can be programmed for low frequency applications in such a way that the maximum number of clock cycles required to convert input analog signal when changing from minimum to maximum can range in between  $N$  to  $2N$ , where  $N$  is the number of bits in level crossing ADC.

### 3.1 Controller for high frequency applications

In high frequency applications the input analog signal varies very rapidly. So, the bits in successive approximation register are set from the MSB to LSB. Some of the bits in the successive approximation register can be retained depending on the direction of the input analog signal traversing and the previous output of the level crossing ADC. The number of bits retained is same as the number of comparisons not needed to evaluate the present sampled analog signal which required to convert into digital output. The operation of controller circuit for high frequency applications is shown in Fig. 3.2 as a flow chart for 8-bit hardware resolution.

When the analog input signal is increasing then the present level crossing ADC output should be larger than the previous level crossing ADC output. So, all comparisons which results in present level crossing ADC output less than compared to previous level crossing ADC output can be eliminated. Similarly, when the analog input signal is decreasing then the present level crossing ADC output should be less than the previous level crossing ADC output. So, all comparisons which results in present level crossing ADC output greater than compared to previous level crossing ADC can be eliminated. The above situations translated into the following process when setting the initial value into the successive approximation register.



**Example 1:** When analog input is increasing if contents of successive approximation register are 11010110, then value assigned to Shift Register is 00100000 and value assigned to successive approximation register is 11000000, which results reduction in two comparison states.

Shift Reg	0	0	1	0	0	0	0	0
			↑↑					
<b>Output</b>	<b>1</b>	<b>1</b>	<b>0</b>	0	1	1	1	0
	↓↓	↓↓						
SA Reg	<b>1</b>	<b>1</b>	0	0	0	0	0	0

**Example 2:** When analog input is decreasing if contents of successive approximation register are 00010110, then value assigned to Shift Register is 00010000 and value assigned to successive approximation register is 00000000, which results reduction in two comparison states.

Shift Reg	0	0	0	0	1	0	0	0
					↑↑			
<b>Output</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>	1	1	0
	↓↓	↓↓	↓↓	↓↓				
SA Reg	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	0	0	0	0




Figure 3.3: Reduction in activity with digital code



## 3.2 Controller for low frequency applications

In low frequency applications the input analog signal varies slowly. So, the bits in successive approximation register are set from the LSB to MSB. Some of the bits in the successive approximation register can be retained depending on the direction of the input analog signal traversing and the previous output of the level crossing ADC. The operation of controller for low frequency applications is shown in Fig. 3.4 as a flow chart for 8-bit hardware resolution.




Figure 3.4: Controller operation for low frequency applications

The controller circuit works in two phases for both the cases when input analog signal increasing or decreasing. In first phase it checks for the violation of the obtained condition and in the second phase it estimates the exact value of the sampled analog signal. In first phase when the input analog signal is increasing then the '0's from LSB will be converted into '1's one by one and checking whether the resulting signal is greater than input analog signal. until the case is achieved all bits from LSB to MSB are converted to 1's. When the condition is reached all the MSB bits are copied as they are upto the current bit and all remaining bits are assigned with zeros in successive approximation register. The shift register is loaded with all zeros except the bit when the condition is achieved is made one and then normal successive approximation conversion process is followed.

Similarly, when the input analog signal is decreasing then the 1's from LSB will be converted into 0's one by one and checking whether the resulting signal is less than input analog signal. Until this condition is achieved all bits from LSB to MSB are converted to 0's. When the condition is reached all the MSB bits are copied as they are upto the current bit and all remaining bits are assigned with zeros in successive approximation register. the shift register is loaded with all zeros except the bit when the condition is achieved is made one and then normal successive approximation process is followed to find the exact value of the sampled analog signal.

Following examples demonstrates the situation for the proposed level crossing ADC to reduce the activity of the conversion circuit for high frequency applications. Fig. 3.3 shows the Matlab result for reduction in activity with respect to the binary code for both the cases when the input analog signal is increasing and decreasing.




Figure 3.5: Reduction in activity with digital code

# Chapter 4

## Building Blocks

### 4.1 Sample and Hold




Figure 4.1: Circuit diagram of sample and hold

## 4.2 Clcked Comparator




Figure 4.2: Circuit diagram of clocked comparator

### 4.3 Proposed Digital-to-Analog converter




Figure 4.3: Block diagram of proposed ADC

# Chapter 5

## Conclusion and Future Work

### 5.1 Conclusion

In this report, a 8-bit A to D converter is proposed , which is designed in CMOS UMC 180 nanometer technology, with semi-custom design by using Farady design kit. The proposed successive approximation A to D converter can reduce power by reducing the activity of the circuit. It is a hybrid of both level cross sampling and Nyquist sampling. The sampling takes place in track and hold circuit as per Nyquist sampling but the conversion process is initiated by level cross sampling method. Further number of conversion cycles in proposed successive approximation A to D converter can be reduced by adjusting the preset data to the comparator array.

### 5.2 Future Work

Future work includes completion of proposed successive A to D converter and send it for fabrication and testing of it. The activity of the circuit depends on the resolution of analog to digital converter, so a variable resolution analog to digital converter will reduce more power, when the low resolution is sufficient for the application, to implement this the difference quantificator has the option to change it's window size by external input so that the conversion process initiated by the difference quantificator will be reduced.

# References

- [1] E. Allier, J. Goulhier, G. Sicard, A. Dezzani, E. Andre, and M. Renaudin, “A 120nm low power asynchronous adc,” in *Low Power Electronics and Design, 2005. ISLPED '05. Proceedings of the 2005 International Symposium on*, aug. 2005, pp. 60 – 65.
- [2] Necip Sayiner, Henrik V Sorensen, and Thayamkulangara R Viswanathan, “A level-crossing sampling scheme for A/D conversion,” *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 43, pp. 335–339, 1996.
- [3] F. Akopyan, R. Manohar, and A.B. Apsel, “A level-crossing flash asynchronous analog-to-digital converter,” in *Asynchronous Circuits and Systems, 2006. 12th IEEE International Symposium on*, march 2006, pp. 11 pp. –22.
- [4] Emmanuel Allier, Gilles Sicard, Laurent Fesquet, and Marc Renaudin, “A new class of asynchronous A/D converters based on time quantization,” in *IEEE International Symposium on Asynchronous Circuits and Systems*, 2003, pp. 196–205.
- [5] E. Allier, G. Sicard, L. Fesquet, and M. Renaudin, “Asynchronous level crossing analog to digital converters,” *Measurement*, vol. 37, no. 4, pp. 296–309, 2005.
- [6] Emmanuel Allier, Julien Goulhier, Gilles Sicard, A Dezzani, Eric André, and Marc Renaudin, “A 120nm low power asynchronous ADC,” in *ACM International Symposium on Low Power Electronics and Design*, 2005, pp. 60–65.
- [7] M. Trakimas and S.R. Sonkusale, “An adaptive resolution asynchronous adc architecture for data compression in energy constrained sensing applications,” *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 58, no. 5, pp. 921–934, 2011.
- [8] M. Trakimas and S. Sonkusale, “A 0.8 v asynchronous adc for energy constrained sensing applications,” in *Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE*, sept. 2008, pp. 173 –176.
- [9] Mariya Kurchuk and Yannis Tsividis, “Signal-dependent variable-resolution quantization for continuous-time digital signal processing,” in *IEEE International Symposium on Circuits and Systems*, 2009, pp. 1109–1112.

- [10] R Agarwal, M Trakimas, and S Sonkusale, “Adaptive asynchronous analog to digital conversion for compressed biomedical sensing,” in *IEEE Biomedical Circuits and Systems Conference*, 2009, pp. 69–72.