Product Version 11.2 June 2012 © 2003-2012 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

**Trademarks**: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Patents:** Cadence Product Encounter<sup>™</sup> RTL Compiler described in this document, is protected by U.S. Patents [5,892,687]; [6,470,486]; 6,772,398]; [6,772,399]; [6,807,651]; [6,832,357]; [7,007,247] and [8,127,260]

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

# **Contents**

Preface	11
About This Manual	12
Additional References	
How to Use the Documentation Set	13
Reporting Problems or Errors in Manuals	14
Customer Support	15
Cadence Online Support	15
Other Support Offerings	15
Messages	16
Man Pages	17
Command-Line Help	18
Getting the Syntax for a Command	
Getting the Syntax for an Attribute	18
Searching for Attributes	19
Searching For Commands When You Are Unsure of the Name	19
Documentation Conventions	
Text Command Syntax	20
<u>1</u>	
<u>Introduction</u>	. 1
<u> </u>	. 2
The CDN SYNTH ROOT Variable	
Using the .synth init Initialization File	
Working in the RTL Compiler Shell	
Navigation	
Objects and Attributes	
Output Redirection	
Scripting	
Using SDC Interactively	
Getting Help	
Help Command	

The -help Option	
2 RTL Compiler Design Information Hierarchy	11
<u>Overview</u>	13
Setting the Current Design	
Specifying Hierarchy Names	14
Describing the Design Information Hierarchy	15
Working in the Top-Level (root) Directory	15
Working in the designs Directory	
Working in the Library Directory	27
Working in the hdl libraries Directory	31
Working in the object_types Directory	40
Manipulating Objects in the Design Information Hierarchy	42
Ungrouping Modules During and After Elaboration	42
Finding Information in the Design Information Hierarchy	45
Using the cd Command to Navigate the Design Information Hierarchy	45
Using the Is Command to List Directory Objects and Attributes	46
Using the find Command to Search for Information	47
Using the get_attribute Command to Search for Information	
Navigating a Sample Design	52
Tips and Shortcuts	58
Accessing UNIX Environment Variables from RTL Compiler	
Working with Tcl in RTL Compiler	
Using Command Line Keyboard Shortcuts	
<u>Using Command Abbreviations</u>	
Using Command Completion with the Tab Key	
<u>Using Wildcards</u> (	
<u>Using Smart Searches</u>	
Saving the Design Information Hierarchy	67
<u>3</u>	
Using the Libraries	69
<u>Overview</u>	70

<u>Tasks</u> 7′
Specifying Explicit Search Paths7
Specifying Implicit Search Paths
Setting the Target Technology Library72
Preventing the Use of Specific Library Cells
Forcing the Use of Specific Library Cells
Working with Liberty Format Technology Libraries74
Troubleshooting
Cells Identified as Unusable
Cells Identified as Timing Models87
<u>4</u>
Loading Files 87
<u>Overview</u>
<u>Tasks</u>
Updating Scripts through Patching89
Running Scripts90
Reading HDL Files9
Loading HDL Files9
Specifying the HDL Language Mode93
Specifying HDL Search Paths95
Reading Verilog Files96
Defining Verilog Macros
Reading VHDL Files
Specifying the VHDL Environment
Verifying VHDL Code Compliance with the LRM
Specifying Illegal Characters in VHDL
Showing the VHDL Logical Libraries106
Using Arithmetic Packages From Other Vendors
Modifying the Case of VHDL Names108
Reading Designs with Mixed Verilog and VHDL Files
Reading in Verilog Modules and VHDL Entities With Same Names 109
Using Case Sensitivity in Verilog/VHDL Mixed-Language Designs
Reading and Elaborating a Structural Netlist Design
Reading a Partially Structural Design

Keeping Track of Loaded HDL Files       112         Importing the Floorplan       112
<u>5</u>
Elaborating the Design
<u>Overview</u>
<u>Overview</u>
Performing Elaboration
Specifying Top-Level Parameters or Generic Values
Specifying HDL Library Search Paths
Elaborating a Specified Module or Entity
Naming Individual Bits of Array and Record Ports and Registers
Naming Parameterized Modules
Keeping Track of the RTL Source Code
Grouping an Extra Level of Design Hierarchy134
<u>6</u>
Applying Constraints 151
<u>Overview</u>
<u>Tasks</u>
Importing and Exporting SDC
Validating Timing Constraints
Applying Timing Constraints       153         Importing Physical Information       154
Applying Design Rule Constraints
Creating Ideal Objects
<u>0.00g 1.0002,00.0</u>
<u>7</u>
Overview
<u>Overview</u>
Grouping and Ungrouping Objects
Grouping
<u>Ungrouping</u>

Partitioning					
Setting Boundary Optimization					
Mapping to Complex Sequential Cells					
Deleting Unused Sequential Instances					
Controlling Merging of Combinational Hierarchical Instances					
Optimizing Total Negative Slack1					
Making DRC the Highest Priority1					
Creating Hard Regions					
Deleting Buffers and Inverters Driven by Hard Regions					
Preventing Boundary Optimization Through Hard Regions	72				
<u>8</u>					
	73				
<u>Licensing Requirements</u>					
<u>Tasks</u>					
Setting Up for Cache-Based Rapid Re-Synthesis					
Setting Super-Threading Optimization					
Octaing Super Tricading Optimization	, ,				
<u>9</u>					
Performing Synthesis					
<u>Overview</u> 1	82				
RTL Optimization 1	83				
Global Focus Mapping 1	83				
Global Incremental Optimization 1	83				
Incremental Optimization (IOPT)	84				
<u>Tasks</u> 1	85				
Synthesizing your Design	86				
Synthesizing Submodules					
Synthesizing Unresolved References					
Re-synthesizing with a New Library (Technology Translation)					
Setting Effort Levels					
Quality of Silicon Prediction					
Generic Gates in a Generic Netlist					
<u>Generic Flop</u>					
<del></del>	-				

Generic Latch Generic Mux Generic Dont-Care Writing the Generic Netlist Reading the Netlist Analyzing the Log File	. 195 . 197 . 198 . 204
10	
Retiming the Design	. 213
Retiming for Timing	
Retiming for Area	. 215
<u>Tasks</u>	
Retiming Using the Automatic Top-Down Retiming Flow	
Manual Retiming (Block Level Retiming)	
Incorporating Design for Test (DFT) and Low Power Features	
Localizing Retiming Optimizations to Particular Subdesigns	
Controlling Retiming Optimization	
Retiming Registers with Asynchronous Set and Reset Signals	
Identifying Retimed Logic	
<u>11</u>	
Performing Functional Verification	. 231
<u>Overview</u>	. 232
 <u>Tasks</u>	
Writing Out dofiles for Formal Verification	. 232
<u>12</u>	
Generating Reports	. 233
<u>Overview</u>	. 234
<u>Tasks</u>	
Generating Timing Reports	
Generating Area Reports	. 238

Tracking and Saving QoR Metrics Summarizing Messages Redirecting Reports Customizing the report Command	248 249 250
<u>13</u>	
Using the RTL Compiler Database	251
Overview	
Tasks	
Saving the Netlist and Setup	
Restoring the Netlist and Setup	253
Splitting the Database	253
14 Interfacing to Place and Route	255
<u>Overview</u>	256
Preparing the Netlist for Place and Route or Third-Party Tools	
Changing Names	
Naming Flops	258
Removing Assign Statements	
Inserting Tie Cells	
Handling Bit Blasted Port Styles	
Handling Bit-Blasted Constants Congrating Design and Session Information	
Generating Design and Session Information Saving and Restoring a Session in RTL Compiler	
Writing Out the Design Netlist	
Writing SDC Constraints	
Writing an SDF File	
<u>15</u>	
Modifying the Netlist	271
Overview	
Connecting Pins. Ports. and Subports	

Disconnecting Pins, Ports, and Subports	. 273
Creating New Instances	. 274
Overriding Preserved Modules	. 275
Creating Unique Parameter Names	. 276
Naming Generated Components	. 277
Changing the Instance Library Cell	. 277
<u>16</u>	
IP Protection	. 279
<u>Overview</u>	. 280
NC-Protect Coupling	. 280
Protection Levels	. 280
<u>Tasks</u>	. 282
Encrypting Designs within RTL Compiler	. 282
Encrypting Designs outside RTL Compiler	. 283
Loading Encrypted Designs	. 283
Examining Protection Settings	. 285
Writing Encrypted Designs	. 286
Design Hierarchy and Uniquification	. 286
A	
Simple Synthesis Template	. 287
В	
Encrypting Libraries	289
<u>—————————————————————————————————————</u>	. 203
Index	201
11 1 W W W 2 X 2 X 3 X 4 X 4 X 4 X 4 X 4 X 4 X 4 X 4 X 4	

## **Preface**

- About This Manual on page 12
- Additional References on page 12
- How to Use the Documentation Set on page 13
- Customer Support on page 15
- Messages on page 16
- Man Pages on page 17
- Command-Line Help on page 18
- <u>Documentation Conventions</u> on page 20

**Preface** 

#### **About This Manual**

This manual describes how to use RTL Compiler.


#### **Additional References**

The following sources are helpful references, but are not included with the product documentation:

- TclTutor, a computer aided instruction package for learning the Tcl language: <a href="http://www.msen.com/~clif/TclTutor.html">http://www.msen.com/~clif/TclTutor.html</a>.
- TCL Reference, *Tcl and the Tk Toolkit*, John K. Ousterhout, Addison-Wesley Publishing Company
- IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language (IEEE Std.1364-1995)
- IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language (IEEE Std. 1364-2001)
- IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-1987)
- IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-1993)

**Note:** For information on purchasing IEEE specifications go to <a href="http://shop.ieee.org/store/">http://shop.ieee.org/store/</a> and click on <a href="https://shop.ieee.org/store/">Standards</a>.

#### How to Use the Documentation Set



# Using Encounter RTL Compiler Preface

## **Reporting Problems or Errors in Manuals**

The Cadence® Help online documentation, lets you view, search, and print Cadence product documentation. You can access Cadence Help by typing cdnshelp from your Cadence tools hierarchy.

Contact Cadence Customer Support to file a PCR if you find:

- An error in the manual
- An omission of information in a manual
- A problem using the Cadence Help documentation system

Preface

## **Customer Support**

Cadence offers live and online support, as well as customer education and training programs.

#### **Cadence Online Support**

The Cadence<sup>®</sup> online support website offers answers to your most common technical questions. It lets you search more than 40,000 FAQs, notifications, software updates, and technical solutions documents that give you step-by-step instructions on how to solve known problems. It also gives you product-specific e-mail notifications, software updates, service request tracking, up-to-date release information, full site search capabilities, software update ordering, and much more.

For more information on Cadence online support go to:

http://support.cadence.com

#### **Other Support Offerings**

- **Support centers**—Provide live customer support from Cadence experts who can answer many questions related to products and platforms.
- **Software downloads**—Provide you with the latest versions of Cadence products.
- **Education services**—Offers instructor-led classes, self-paced Internet, and virtual classroom.
- University software program support—Provides you with the latest information to answer your technical questions.

For more information on these support offerings go to:

http://www.cadence.com/support

Preface

## Messages

From within RTL Compiler there are two ways to get information about messages.

■ Use the report messages command.

#### For example:

```
rc:/> report messages
```

This returns the detailed information for each message output in your current RTL Compiler run. It also includes a summary of how many times each message was issued.

■ Use the man command.

**Note:** You can only use the man command for messages within RTL Compiler.

For example, to get more information about the "TIM-11" message, type the following command:

```
rc:/> man TIM-11
```

If you do not get the details that you need or do not understand a message, either contact Cadence Customer Support to file a PCR or email the message ID you would like improved to:

rc\_pubs@cadence.com

Preface

## **Man Pages**

In addition to the Command and Attribute References, you can also access information about the commands and attributes using the man pages in RTL Compiler. Man pages contain the same content as the Command and Attribute References. To use the man pages from the UNIX shell:

**1.** Set your environment to view the correct directory:

```
setenv MANPATH $CDN SYNTH ROOT/share/synth/man
```

- **2.** Enter the name of the command or attribute that you want either in RTL Compiler or within the UNIX shell. For example:
  - □ man check dft rules
  - man cell leakage power

You can also use the more command, which behaves like its UNIX counterpart. If the output of a manpage is too small to be displayed completely on the screen, use the more command to break up the output. Use the spacebar to page forward, like the UNIX more command.

rc:/> more man synthesize

# Using Encounter RTL Compiler Preface

## **Command-Line Help**

You can get quick syntax help for commands and attributes at the RTL Compiler commandline prompt. There are also enhanced search capabilities so you can more easily search for the command or attribute that you need.

**Note:** The command syntax representation in this document does not necessarily match the information that you get when you type help <code>command\_name</code>. In many cases, the order of the arguments is different. Furthermore, the syntax in this document includes all of the dependencies, where the help information does this only to a certain degree.

If you have any suggestions for improving the command-line help, please e-mail them to:

rc\_pubs@cadence.com

#### **Getting the Syntax for a Command**

Type the help command followed by the command name.

#### For example:

```
rc:/> help path delay
```

This returns the syntax for the path delay command.

#### **Getting the Syntax for an Attribute**

#### Type the following:

```
rc:/> get_attribute attribute name * -help
```

#### For example:

```
rc:/> get_attribute max_transition * -help
```

This returns the syntax for the max transition attribute.

Preface

#### **Searching for Attributes**

You can get a list of all the available attributes by typing the following command:

```
rc:/> get attribute * * -help
```

You can type a sequence of letters after the set\_attribute command and press Tab to get a list of all attributes that contain those letters.

```
rc:/> set_attr li
ambiguous "li": lib_lef_consistency_check_enable lib_search_path libcell
liberty_attributes libpin library library_domain line_number
```

#### Searching For Commands When You Are Unsure of the Name

You can use help to find a command if you only know part of its name, even as little as one letter.

■ You can type a single letter and press Tab to get a list of all commands that start with that letter.

#### For example:

```
rc:/> c <Tab>
```

#### This returns the following commands:

ambiguous "c": cache\_vname calling\_proc case catch cd cdsdoc change\_names check\_dft\_rules chipware clear clock clock\_gating clock\_ports close cmdExpand command\_is\_complete concat configure\_pad\_dft connect\_scan\_chains continue cwd\_install ..

■ You can type a sequence of letters and press Tab to get a list of all commands that start with those letters.

#### For example:

```
rc:/> path <Tab>
```

#### This returns the following commands:

```
ambiguous command name "path ": path adjust path delay path disable path group
```

## **Documentation Conventions**

## **Text Command Syntax**

The list below defines the syntax conventions used for the RTL Compiler text interface commands.

literal	Nonitalic words indicate keywords you enter literally. These keywords represent command or option names.
arguments and options	Words in italics indicate user-defined arguments or information for which you must substitute a name or a value.
1	Vertical bars (OR-bars) separate possible choices for a single argument.
[]	Brackets indicate optional arguments. When used with OR- bars, they enclose a list of choices from which you can choose one.
{}	Braces indicate that a choice is required from the list of arguments separated by OR-bars. Choose one from the list.
	{ argument1   argument2   argument3 }
{ }	Braces, used in Tcl commands, indicate that the braces must be typed in.
	Three dots () indicate that you can repeat the previous argument. If the three dots are used with brackets (that is, <code>[argument])</code> , you can specify zero or more arguments. If the three dots are used without brackets ( <code>argument)</code> , you must specify at least one argument.
#	The pound sign precedes comments in command files.

## Introduction

- Overview on page 2
- The CDN\_SYNTH\_ROOT Variable on page 2
- <u>Using the .synth\_init Initialization File</u> on page 3
- Working in the RTL Compiler Shell on page 4
  - □ Navigation on page 4
  - Objects and Attributes on page 4
  - □ Output Redirection on page 5
  - □ <u>Scripting</u> on page 5
- <u>Using SDC Interactively</u> on page 7
- Getting Help on page 8
  - □ Help Command on page 8
  - ☐ The -help Option on page 8
  - □ RTL Compiler Messages: Errors, Warnings, and Information on page 9

Introduction

#### **Overview**

RTL Compiler is a fast, high capacity synthesis solution for demanding chip designs. Its patented core technology, "global focused synthesis," produces superior logic and interconnect structures for nanometer-scale physical design and routing. RTL Compiler complements the existing Cadence solutions and delivers the best wires for nanometer-scale designs.

RTL Compiler produces designs for processors, graphics, and networking applications. Its globally focused synthesis results in rapid timing closure without compromising run time. RTL Compiler's high capacity furthermore enhances designer productivity by simplifying constraint definition and scripting.

## The CDN\_SYNTH\_ROOT Variable

The CDN SYNTH ROOT environment variable is always set to:

installation directory/tools

You do not have to manually set this variable and all your other settings that reference CDN\_SYNTH\_ROOT will reflect this path. Manually changing CDN\_SYNTH\_ROOT to a different path will have no effect, since it will always be overridden by RTL Compiler when RTL Compiler loads.

Introduction


## Using the .synth\_init Initialization File

This section describes the location and use of the .synth\_init initialization file. The .synth init file may be located in three different directories:

- Installation root directory This usually contains the site-specific setup. This file is always loaded.
- Under the user's .cadence directory Make a directory named .cadence under the user's home directory. This contains the user-specific setup. This file in not loaded if you launch RTL Compiler with the -n option.
- Current design directory This contains a project-specific setup. This file in not loaded if you launch RTL Compiler with the -n option.

Figure 1-1 illustrates the possible locations and loading priorities of the .synth init file.

Figure 1-1 Locations of the .synth\_init file



Introduction

## Working in the RTL Compiler Shell

Interaction with RTL Compiler occurs within the RTL Compiler shell. It is an environment similar to that of UNIX and shares many characteristics with the UNIX environment.

**Note:** Once you are in RTL Compiler you no longer have access to the UNIX operating system until your RTL Compiler session has ended or a new terminal session is launched. For example, once your are in RTL Compiler, the cd command will change your directory in the RTL Compiler Design Information Hierarchy and *not* the UNIX directory tree.

#### **Navigation**

RTL Compiler uses the Design Information Hierarchy to interface with its database. The Design Information Hierarchy is very similar to the UNIX directory structure. Therefore, familiar navigation commands are available to navigate the hierarchy.

The following command indicates that your current directory within the Design Information Hierarchy is /designs:

```
rc:/designs> pwd
/designs
```

The following command changes the current directory to the root ("/") directory:

```
rc:/designs> cd /
```

The following command lists the contents of the root ("/") directory:

```
rc:/> <u>ls</u> /
./ designs/ hdl libraries/ libraries/ messages/
```

For more information regarding RTL Compiler commands including other navigation commands, consult the <u>Command Reference for Encounter RTL Compiler</u>. For more information regarding the Design Information Hierarchy, refer to <u>RTL Compiler Design Information Hierarchy</u>.

#### **Objects and Attributes**

In RTL Compiler, objects are general terms for items within the Design Information Hierarchy. For example, an object can be a design, subdesign, library, directory (including the root directory), port, pin, and so on.

The nature of an object can be changed by attributes. That is, objects can behave differently according to which attributes have been placed on them. As an example of showing the

Introduction

relationship between objects and attributes: If you take an "apple" as an object, you can assign it the attribute of being "green" in color and "smooth" in texture.

See a full list of available attributes in the <u>Attribute Reference for Encounter RTL Compiler</u>. Changing the settings of these attributes is performed by using the <u>set\_attribute</u> command.

#### **Output Redirection**

All commands in the RC shell output their data to the standard output device (stdout). To save a record of the data produced, you need to redirect the command's output to a file. This redirection has the same form as the standard UNIX redirection:

- One greater-than sign (>) writes output to the specified file, overwriting any existing file.
- Two greater-than signs (>>) appends output to an existing file, or creates a new file if none exists.

The following example redirects the output from a timing report into a file:

```
rc:/> report timing > timing.rpt
```

This example appends the timing report to an existing file:

```
rc:/> report area >> design.rpt
```

Additional examples of command redirection are shown in the following section.

#### **Scripting**

Scripting is the most efficient way of automating the tasks that are performed with any tool. To support scripting at both a basic and advanced level, RTL Compiler uses the standard scripting language, Tool Control Language (Tcl).

In most cases, an RTL Compiler script consists of a series of RTL Compiler commands listed in a file, in the same format that is used interactively. This script file is executed by using either the <code>-f</code> command line switch from your UNIX environment or the <code>include</code> command from within RTL Compiler.

The following example, design1.g, is a simple script that loads a technology library, loads a design, sets the constraints, synthesizes, maps, and finally writes out the design:

```
set_attribute library tech.lib
read_hdl design1.v
elaborate
set clock [define_clock -period 2500 -name clock1 [clock_ports]]
```

#### Introduction

```
external_delay -input 0 -clock $clock /designs/*/ports_in/*
external_delay -output 0 -clock $clock /designs/*/ports_out/*
synthesize -to_mapped
report timing > design1.rpt
report area >> design1.rpt
write_hdl > design1_net.v
quit
```

➤ Run this script from your UNIX command line by typing the following command:

```
unix:/> rc -f design1.g
```

➤ Alternatively, run the script within RTL Compiler by typing the following command:

```
rc:/> include design1.g
```

Introduction

## **Using SDC Interactively**

Use SDC interactively by adding the dc:: prefix to any SDC, as shown in the following example:

```
dc::set output delay 1.0 -clock foo [dc::get ports boo*]
```

The following command uses the dc:: prefix and the -help option to return the syntax for a specific SDC command:

```
rc:/> dc::set clock latency -help
```



When you are mixing SDC and RTL Compiler commands, be aware that the units for capacitance and delay are different. For example, in the following command, the SDC set\_load command expects the load in pF, but the RTL Compiler command get attribute will return the load in fF:

dc::set load [get attribute load slow/INVX1/A] [dc::all outputs]

This causes the capacitance set on all outputs to be off by a factor of 1000.

Introduction

## **Getting Help**

Online help is available to explain RTL Compiler commands, attributes, and messages.

#### **Help Command**

Use the help command to obtain a brief description of a command without its syntax:

```
rc:/> help synthesize
That command is:
    Synthesis:
    synthesize synthesize the design
```

Using the help command alone will return a complete list of all RTL Compiler commands:

```
rc:/> help
```

#### The -help Option

The -help option provides a brief description of a command or attribute and its syntax. You can also use the option with wildcards to return a comprehensive list of all available attributes. For example, the following command returns a complete list of writeable attributes:

```
rc:/> set attribute * * -help
```

The first wildcard star ("\*") represents the attribute name, while the second represents the object. If you want to return a complete list of both write and read-only attributes, type the following command:

```
rc:/> get attribute * * -help
```

The following command returns help descriptions on all retime attributes:

```
rc:/> get_attribute retime * -help
```

The following command shows the syntax for the elaborate command:

```
rc:/> elaborate -help
  elaborate: elaborate a design
Usage: elaborate [-parameters <integer>+] [<string>+]
  -parameters <integer>+:
    list of design parameters
  <string>+:
    elaborate toplevel module
```

Introduction

The following command uses the dc:: prefix and the -help option to return the syntax for a specific SDC command:

```
rc:/> dc::set_clock_latency -help
```

#### RTL Compiler Messages: Errors, Warnings, and Information

If there are any issues during an RTL Compiler session, messages categorized as *Errors*, *Warnings*, or *Information* will be outputted. All messages allow the process continue. If you want RTL Compiler to fail and stop when it issues an error message, set the fail on error mess attribute to true:

```
rc:/> set attribute fail on error mesg true
```

The following messages are examples of warning and information messages:

```
Warning: Variable is read but never written [ELAB-VLOG-16] Warning: Variable has multiple drivers [ELAB-VLOG-14] Info : Unused variable [ELAB-VLOG-33]
```

You can pass the help argument to the get\_attribute command to obtain information about particular messages. For example, the following command returns information about the synthesis message SYN-100:

```
rc:/> get_attribute help [find / -message TIM-11]
Use 'report timing -lint' for more information.
```

All messages are located in the /messages directory within RTL Compiler.

You can also upgrade the severity of a particular message (however, you cannot downgrade the severity). The following example upgrades the severity of the DFM-200 message from Warning to Error:

```
rc:/messages/DFM> get_attribute severity DFM-200
Warning
rc:/messages/DFM> set_attribute severity Error DFM-200
Setting attribute of message 'DFM-200': 'severity' = Error
```

# Using Encounter RTL Compiler Introduction

# RTL Compiler Design Information Hierarchy

- Overview on page 13
  - Setting the Current Design on page 13
  - □ Specifying Hierarchy Names on page 14
- <u>Describing the Design Information Hierarchy</u> on page 15
  - □ Working in the Top-Level (root) Directory on page 15
  - □ Working in the designs Directory on page 17
  - □ Working in the Library Directory on page 27
  - Working in the hdl\_libraries Directory on page 31
  - Working in the object types Directory on page 40
- Manipulating Objects in the Design Information Hierarchy on page 42
  - Ungrouping Modules During and After Elaboration on page 42
- Finding Information in the Design Information Hierarchy on page 45
  - Using the cd Command to Navigate the Design Information Hierarchy on page 45
  - Using the Is Command to List Directory Objects and Attributes on page 46
  - Using the find Command to Search for Information on page 47
  - □ Using the get attribute Command to Search for Information on page 50
  - Navigating a Sample Design on page 52
- Tips and Shortcuts on page 58
  - Accessing UNIX Environment Variables from RTL Compiler on page 58
  - ☐ Working with Tcl in RTL Compiler on page 59

RTL Compiler Design Information Hierarchy


- □ <u>Using Command Line Keyboard Shortcuts</u> on page 63
- □ <u>Using Command Abbreviations</u> on page 64
- □ <u>Using Command Completion with the Tab Key</u> on page 65
- □ <u>Using Wildcards</u> on page 65
- □ <u>Using Smart Searches</u> on page 66
- □ Saving the Design Information Hierarchy on page 67

## RTL Compiler Design Information Hierarchy

#### **Overview**

The Design Information Hierarchy contains the design data. When an RTL Compiler session is started, the basic information hierarchy is automatically created in memory. The top-level directories are empty before you load your designs and libraries. New hierarchical levels are created within this hierarchy after the libraries are loaded, and the designs loaded and elaborated, as shown in Figure 2-1.

Figure 2-1 Design Information Hierarchy



#### **Setting the Current Design**

All RTL Compiler operations are only performed on the current design. If you have only one top-level design, then RTL Compiler automatically treats this as the current design. If you have more than one top-level design, then you need to specify the current design.

To set the current design, navigate to the top-level design in the design directory:

```
rc:/> cd /designs/top level design/
```

After you navigate to the directory of the design that you want to set as current, you can specify constraints or perform other tasks on that design. For example, to preserve the FSH subdesign from optimization, type the following command:

```
rc:/> cd /designs/SEQ MULT/subdesigns/FSH
rc:.../FSH> set attribute preserve true
```

Alternatively, you can use the <u>find</u> command to access the object, without changing the directory as follows:

```
rc:/> set attribute preserve true [find / -subdesign FSH]
```

RTL Compiler Design Information Hierarchy

#### **Specifying Hierarchy Names**

You can control the hierarchy names that RTL Compiler implicitly creates for internally generated modules such as arithmetic, logic, and register-file modules.

➤ To specify the prefix for all implicitly created modules, type the following command:

```
rc:/> set attribute gen module prefix name prefix /
```

RTL Compiler uses the specified <code>gen\_module\_prefix</code> for all internally generated modules. By default, RTL Compiler does not add any prefix to internally generated modules. This attribute is valid only at the root-level ("/").

**Note:** You must use this command before loading your HDL files.

June 2012 14 Product Version 11.2

#### **Using Encounter RTL Compiler** RTL Compiler Design Information Hierarchy

## **Describing the Design Information Hierarchy**

The following sections describe the hierarchy components and how they interact with each other.

See Navigating a Sample Design on page 52 for an example design.


**Note:** In RTL Compiler, anything you can manipulate, such as designs, processes, functions, instances, clocks, or ports are considered "objects".

- Working in the Top-Level (root) Directory on page 15
- Working in the designs Directory on page 17
- Working in the Library Directory on page 27
- Working in the hdl libraries Directory on page 31
- Working in the object\_types Directory on page 40

#### Working in the Top-Level (root) Directory

Root is a special object that contains all other objects represented as a 'tree' underneath it. The root object is always present in RTL Compiler and is represented by a "/", as shown in Figure 2-2. Root attributes contain information about all loaded designs.

Figure 2-2 Top-Level Directory



To quickly change to the root directory, type the cd command without any arguments:

```
rc:/designs/test> cd
rc:/>
```

The top-level (root) directory of the RTL Compiler design data structure contains the following sub-directories:

designs

Contains all the designs and their associated components. This directory is populated during elaboration and used after elaboration. See Working in the designs Directory on page 17 for detailed information.

RTL Compiler Design Information Hierarchy

#### ■ hdl libraries

Contains all the ChipWare, third party libraries, and designs. The design information is located under the default directory if the -lib option was not specified with the read\_hdl command. Otherwise, the design information is located under the library specified with the read\_hdl command. In either case, this directory is only available before elaboration.

See Working in the hdl\_libraries Directory on page 31 for detailed information.

You can ungroup modules, including user defined modules, during elaboration in the /hdl\_libraries directory. That is, you can control the Design Information Hierarchy immediately after loading the design. See <u>Ungrouping Modules During and After Elaboration</u> on page 42 for detailed information.

**Note:** It is possible to register to ChipWare components with identical component names as long as they do not belong to the same HDL library. However, this practice is discouraged. This name collision of ChipWare components can lead to unexpected results.

#### ■ libraries

Contains all the specified technology libraries. See <u>Working in the Library Directory</u> on page 27 for detailed information.

#### messages

Contains all messages displayed during an RTL Compiler session.

See the Message Reference for Encounter RTL Compiler for a list of all messages.

#### object types

Contains all the object types in the Design Information Hierarchy. See <u>Working in the object types Directory</u> on page 40 for detailed information.

# RTL Compiler Design Information Hierarchy

# Working in the designs Directory


The designs directory contains all the designs read in during an RTL Compiler session. A design corresponds to a module in Verilog that is not instantiated. In other words, it is the top-level Verilog module. The designs directory is populated during elaboration and used after elaboration.

Change your current location in the hierarchy to the designs directory:

rc:/> cd designs

Figure 2-3 shows the components that the design directory is populated with for each *design*.

Figure 2-3 Designs Directory



#### RTL Compiler Design Information Hierarchy

Each design in the designs directory contains the following subdirectories:

constants

Each level of hierarchy has its own dedicated logic constants that can only be connected to other objects within that level of hierarchy, such as logic0 and logic1 pins. The logic0 and logic1 pins are visible in the directory so that you can connect to them and disconnect from them. They are in the constants directory and are called 1 and 0. The following example shows how the top-level logic1 pin appears in a design called add:

```
/designs/add/constants/1
```

The following example shows how a logic 0 pin appears deeper in the hierarchy:

```
/designs/add/instances hier/add b/constants/0
```

■ dft (Design for Test) contains all the DFT-specific information for the design.

For more information, refer to <u>DFT Information in the Design Information Hierarchy</u>

- An instance corresponds to a Verilog instantiation. There are four kinds of instances:
  - Instantiated subdesigns—or hierarchical instances—are located in the instances hier directory.

The following is an example of an instantiated subdesign where sub is defined as a Verilog module:

```
sub s(.in(in), .out(out));
```

If this instantiation is performed directly inside of the  $my\_chip$  module it would be listed in the design hierarchy as follows:

```
/designs/my chip/instances hier/s
```

Identify the subdesign that an instance instantiates using the <a href="mailto:subdesign">subdesign</a> attribute. The above example would have its <a href="mailto:subdesign">subdesign</a> attribute set to the following:

```
/designs/my chip/subdesigns/sub
```

Instantiated primitives—or leaf level instances that have no instances beneath them—are located in the instances\_comb directory if they are combinational, or in the instances\_seq directory if they are sequential.

Combinational means that the gate output is purely a function of the current values on the inputs, such as a NAND gate or an inverter. Sequential means that the gate has some kind of internal state and typically has a clock input, such as a RAM, flip-flop, or latch.

The following example is an instantiated primitive, which uses nor as one of the special Verilog primitive function keywords:

```
nor i1(a, b, c);
```


#### RTL Compiler Design Information Hierarchy

If this instantiation is performed directly inside of module s, as shown in Figure 2-4, it would be listed in the design hierarchy as follows:

/designs/my chip/instances hier/s/instances comb/il

#### Figure 2-4 Instantiated Primitive

#### module s



Instantiated library cells—also referred to as leaf level instances because they have no instances beneath them—are located in the instances\_comb directory if they are combinational, or in the instances\_seq directory if they are sequential.

The following is an example of an instantiated library cell, where INVX1 is the name of a cell defined in the technology library:

```
INVX1 i1(.A(w1), .Y(w2));
```

If this instantiation is performed directly inside of module s, it would be listed in the design hierarchy as:

```
/designs/my chip/instances hier/s/instances comb/il
```

To view the libcell corresponding to a combinational or sequential instance, use the get\_attribute command. For example:

```
get attribute libcell /designs/.../il
```

Unresolved references—also referred to as hierarchical instances, because usually a Verilog module is plugged in for them later in the flow.

The following is an example of an unresolved reference, where unres is not in the library or defined as a Verilog module:

```
unres u(.in(in), .out(out));
```

If this instantiation is performed directly inside of module s, it would be listed in the design hierarchy as:

```
/designs/my chip/instances hier/s/instances hier/u
```

In this case, querying the <u>unresolved</u> attribute on the instance would return a true value.

#### RTL Compiler Design Information Hierarchy

nets refers to a wire in Verilog.

If you have wire w1; within the my\_chip module it would be listed in the design hierarchy as follows:

```
/designs/my chip/nets/w1
```

■ pins in/pins out is a single 1-bit connection point on an instance.

Assume you have the following pins instantiated inside the my chip module:

```
sub s(.in(in), .out(out))
```

If in is defined in module s as a bus with a 3:0 range and out is defined as a single bit, the pins would be listed in the design hierarchy as:

```
/designs/my_chip/instances_hier/s/pins_in/in[0]
/designs/my_chip/instances_hier/s/pins_in/in[1]
/designs/my_chip/instances_hier/s/pins_in/in[2]
/designs/my_chip/instances_hier/s/pins_in/in[3]
/designs/my_chip/instances_hier/s/pins_out/out
```

■ pgpins in/pgpins out contain the power and ground pins on instances.

Power and ground pins can be defined either in the .lib file through the pg\_pin construct, or in the LEF library with PIN definitions that have the USE attribute set to either POWER or GROUND.

Power and ground pins that are defined as logical pins in the .lib and that have the USE attribute set to either POWER or GROUND in the LEF library, can be converted to pg\_pins if

- ☐ The use power ground pin from lef attribute is set to true (default)
- ☐ The logical pin definition is not too complex

A logical pin definition is considered too complex in the following cases:

- ☐ The pin direction in .lib does not match the pin direction in LEF
- The pin has timing arcs
- ☐ The pin has a function or is used in a function
- ☐ The pin is a member of a bus or bundle
- ☐ The pin is a state retention pin
- The pin has other attributes than the following: direction, input\_signal\_level, output\_signal\_level, capacitance, is\_pad, max-fanout, max\_transition, max-capacitance, connection\_class, internal\_power group.

**Note:** If you also read in a LEF library, you must do so before elaborating the design.

#### RTL Compiler Design Information Hierarchy

■ pin\_bus is a bussed connection point.

Similar to the pin example above, the following pin\_busses would be listed in the design hierarchy:

```
/designs/my_chip/instances_hier/s/pin_busses_in/in
/designs/my_chip/instances_hier/s/pin_busses_out/out
```

**Note:** If an instance connection point is not bussed because it is a single bit, it will still appear as a pin bus object and a single pin object.

power contains all power and CPF-related information.

For more information, refer to the following sections in the *Low Power in Encounter RTL Compiler*:

MSV Information in the Design Information Hierarchy

PSO Information in the Design Information Hierarchy

**DVFS Information in the Design Information Hierarchy** 

port is a single 1-bit connection point on a design.

Assume you have the following Verilog design:

```
module my_chip(a, b, c, d);
  input [2:0] a;
  input b
```

This would produce ports and they would be listed in the design hierarchy as follows:

```
/designs/my_chip/ports_in/a[0]
/designs/my_chip/ports_in/a[1]
/designs/my_chip/ports_in/a[2]
/designs/my_chip/ports_in/b
```

port bus represents all bussed input and output ports of a top-level design.

For example, RTL Compiler displays the port and bus inputs in the alu design:

```
rc:/> ls -long /designs/alu/port_busses_in/
/designs/my_chip/ports_in/a[0]
/designs/my_chip/ports_in/a[1]
/designs/my_chip/ports_in/a[2]
/designs/my_chip/ports_in/b
```

**Note:** If an instance connection point is not bussed because it is a single bit, it will still appear as a port bus object and a single port object.

#### RTL Compiler Design Information Hierarchy

subport is a single bit-wise connection point within a module that has been instantiated.

Assume module sub is defined in Verilog as follows:

```
module sub(in, out);
  input [1:0] in;
  output out;
```

Also assume module sub is instantiated within the my chip design as follows:

```
sub s(.in(in), .out(out))
```

Then the following subports are listed in the design hierarchy as follows:

```
/designs/my_chip/instances_hier/s/subports_in/in[0]
/designs/my_chip/instances_hier/s/subports_in/in[1]
/designs/my_chip/instances_hier/s/subports_out/out
```

See <u>Difference Between a Subport and a Pin</u> on page 24 for more information.

subport bus are bussed connection points within a module.

Similar to the above subport example, subport\_bus objects are listed in the design hierarchy as follows:

```
/designs/my_chip/instances_hier/s/subport_busses_in/in
/designs/my_chip/instances_hier/s/subport_busses_out/out
```

**Note:** You will see the same list of signals in the pin, ports, and the pin\_busses/port\_busses directories if there are non-bussed connections. In the subport and the subport\_bus example above, object out would appear in both directories because there is both a subport called out and a subport\_bus called out.

subdesigns are Verilog modules that have been instantiated within another Verilog module.

If the following instantiation appears within the  $my\_chip$  module or recursively within any module that is instantiated within the  $my\_chip$  module as follows:

```
sub s(.in(in), .out(out));
```

then the following subdesign object is listed in the design hierarchy as:

```
/designs/my chip/subdesigns/sub
```

To list the instances that refer to (instantiate) a subdesign, use the <u>instances</u> attribute. For example, querying the <u>instances</u> attribute on the above subdesign will return a Tcl list that contains the following instance:

```
/designs/my chip/instances hier/s
```

It may also contain other instances if subdesign s was instantiated multiple times.

See <u>Subdesigns</u> on page 54 for information on how to find subdesigns in the design data structure.

#### RTL Compiler Design Information Hierarchy

timing contains the following timing and environment constraint subdirectories.

To list all the object types in the hierarchy that you can set a constraint on, use the set\_attribute -help command as follows:

```
set attribute -h *
```

For example, the following command lists all the attributes that you can set on a port:

set attribute -h port \*

□ clock refers to a defined clock waveform. Clock objects are created using the define clock command.

The SDC equivalent is the create\_clock -domain command.

- clock\_domain refers to clocks that are grouped together because they are synchronous to each other, letting you perform timing analysis between these clocks. RTL Compiler only computes constraints among clocks in the same clock domain. By default, RTL Compiler assumes that every clock object belongs to a single clock domain. Create a clock\_domain using the define\_clock command or the SDC equivalent create\_clock command. See Creating Clock Domains in Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler for detailed information.
- objective. During optimization, RTL Compiler tries to minimize the worst negative slack among all paths in each cost group. By default, all timing paths in a design are included in a cost group called default. As cost groups are created, the corresponding signals are removed from the default group. Create cost groups using the define\_cost\_group command. Assign timing paths to a particular cost group using the path\_group command, or the SDC equivalent group\_path command. By default, RTL Compiler creates a separate cost group for each clock created using the SDC create\_clock command. See Creating Path Groups and Cost Groups in Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler for more information.
- exceptions refer to timing exceptions. A timing exception is a directive to indicate special treatment for a set of timing paths. Create timing exceptions using the following commands:
  - O <u>multi cycle</u> or the SDC equivalent set multicycle path command.
  - O path adjust
  - O path delay or SDC equivalent set max delay command.
  - O path disable or the SDC equivalent set false path command.
  - O path group or the SDC equivalent group path command.

RTL Compiler Design Information Hierarchy

- O <u>define cost group</u>
- O specify paths

See <u>Path Exceptions</u> in Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler for detailed information.

external\_delays refer to the delay between an input or output port in the design and a particular edge on a clock waveform, such as input and output delays. Create external delays using the <a href="mail\_delay">external\_delay</a> command. See <a href="mail\_delay">Defining</a> <a href="mail-delay">External Clocks</a> in Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler for more information.

#### Difference Between a Subport and a Pin

It is important to understand the difference between a subport and a pin to manipulate the design hierarchy. A subport is used to define the connections with nets within a module and a pin is used to define the connections of the given module within its immediate environment. In the context of the top-level design, a hierarchical pin is like any other pin of a combinational or sequential instance. From the perspective of the given module, its <code>subports</code> are similar to ports through which it will pass and receive data.

The following example shows the difference between a subport and a pin. Example 2-1 describes a Verilog design.

#### **Example 2-1 Verilog Design**


```
module a (in, out);
   input [1:0] in;
   output out;
   sub sub1 (.in1(in), .out1(out));
endmodule

module sub (in1, out1);
   input [1:0] in1;
   output out1;
   assign out1 = in1[0] && in1[1];
endmodule
```

Figure 2-5 shows a schematic representation of this example:

# RTL Compiler Design Information Hierarchy

Figure 2-5 Schematic of Subports and Pins



During elaboration, RTL Compiler generates subports and pins in the design information hierarchy. As shown in Example 2-2, If you check the attributes for subports in and pins in for the sub module, you will see the following information:

RTL Compiler Design Information Hierarchy

#### **Example 2-2 Subport and Pin Attributes in the Design Hierarchy**

```
rc:/designs/a/instances hier/sub1/subports in> ls-a
Total: 3 items
./
in1[0]
            (subport)
    Attributes:
     bus = /designs/a/instances hier/sub1/subport busses in/in1
     direction = in
     net = /designs/a/instances hier/sub1/nets/in1[0]
in1[1]
            (subport)
    Attributes:
     bus = /designs/a/instances hier/sub1/subport busses in/in1
     direction = in
     net = /designs/a/instances hier/sub1/nets/in1[1]
rc:/designs/a/instances hier/sub1/pins in> ls-a
Total: 3 items
. /
in1[0]
            (pin)
    Attributes:
     direction = in
     net = /designs/a/nets/in[0]
in1[1]
            (pin)
    Attributes:
     direction = in
     net = /designs/a/nets/in{1}
```

In particular, the nets are connected to  $subports\_in$  and  $pins\_in$ . The net connected to  $subports\_in/in1$  [0] is defined at a level of hierarchy within the sub1 hierarchical instance; hence, this net describes connections within the sub module. The net connected to  $pins\_in/in1$  [0] is defined at the level of the module encapsulating sub1, in this case, the top level design (/designs/a). Therefore, this net describes the connections of the sub module and its environment.

This is similar to the behavior for pins\_out and subports\_out.

#### **Using Encounter RTL Compiler** RTL Compiler Design Information Hierarchy

### **Working in the Library Directory**

The libraries directory contains all the libraries read in during an RTL Compiler session.

A library is an object that corresponds to a technology library, which appears in the .lib file as a library group as follows:

```
library("my technology") {}
```


The technology library is listed in the library directory as follows:

```
/libraries/my technology
```

After you load the design and libraries, new hierarchical levels are created within this information hierarchy. For example, as shown in Figure 2-6, if you look into the libraries directory using the cd command and list the contents using the ls -long command, there is only one library (slow) in the /libraries directory:

```
rc: cd libraries/
rc:/libraries> ls -l
Total: 2 items
./
slow/
         (library)
```

Figure 2-6 Library Directory Example



If you change your directory into this library using the cd command and list the contents using the ls -long command, the following contents are listed:

```
Total: 5 items
```

RTL Compiler Design Information Hierarchy

```
./ (library)
libcells/
operating_conditions/
wireload_models/
wireload_selections/
```

RTL Compiler creates the library structure with the following subdirectories and fills in their associated information:

■ libcells/

Library cells and their associated attributes that RTL Compiler uses during mapping and timing analysis.

libarc corresponds to a timing path between two pins of a library cell. In the technology .lib file this appears as a timing group:

```
timing() {}
```

libpin corresponds to a library pin within a library cell. It appears in the .lib file as a pin group as follows:

```
pin("A") {}
```

This may produce an object as follows:

```
/libraries/my technology/libcells/INVX1/A
```

- seq function contains information about the function of a sequential cell.
- ➤ To get detailed information about a pin or cell, use the ls command with the -long and -attribute options:

```
rc:/> ls -l -a cell name/pin name
```

RTL Compiler displays the functionality (how the pin value is assigned), timing arcs in reference to other pins, and other data.

For example, the following command displays data about pin Y.

```
rc:/libraries/slow/libcells/NAND4BBX1> ls -l -a Y
```

This displays the following information:

```
Total: 2 items
./ (libpin)
All attributes:
    async_clear = false
    async_preset = false
    clock = false
    clock = false
    enable = false
    fanout_load = 0 fanout_load units
    function = (!(AN' BN' C D))
    higher_drive = /libraries/slow/libcells/NAND4BBX2/Y
    incoming_timing_arcs = 4
    input = false
```

RTL Compiler Design Information Hierarchy

```
load = 0.0 ff
lower_drive = /libraries/slow/libcells/NAND4BBXL/Y
outgoing_timing_arcs = 0
output = true
tristate = false
Additional information:
inarcs/
```

The timing arcs directory (inarcs) contains the timing lookup table data from the technology library that RTL Compiler uses for timing analysis.

For a library cell, RTL Compiler displays the area value, whether the cell is a flop, latch, or tristate cell, and whether it is prevented from being used during mapping.

#### For example:

```
Total: 6 items
./ (libcell)
All attributes:
    area = 26.611
    avoid = false
    timing_model = false
    buffer = false
    combinational = true
    flop = false
    inverter = false
    latch = false
    preserve = false
    sequential = false
    tristate = false
    usable = true
...
```

➤ To get more information on any library cell (for example, the NAND4BBXL library cell), cd into the directory and list its contents:

```
rc:/libraries/slow/libcells> cd NAND4BBXL/
rc:/libraries/slow/libcells/NAND4BBXL> ls -1
```

This displays information similar to the following:

```
Total: 6 items
./ (libcell)
AN/ (libpin)
BN/ (libpin)
C/ (libpin)
D/ (libpin)
Y/ (libpin)
```

■ operating conditions/

Operating conditions for which the technology library is characterized.

■ wireload models/

The available wire-load models in the technology library. These models are used to calculate the loading effect of interconnect delays in the design

RTL Compiler Design Information Hierarchy

The information for the wire-load models is stored in associated wireload attributes.

See <u>Finding and Listing Wire-Load Models</u> on page 49 for information on finding and listing library wire-load model specifications.

■ wireload selections/

The user selected wire-load models.

RTL Compiler Design Information Hierarchy

#### Working in the hdl\_libraries Directory

The hdl\_libraries directory contains all the ChipWare, third party libraries, and designs. The design information is located under the default directory if the -lib option was not specified with the read\_hdl command. Otherwise, the design information is located under the library specified with the read\_hdl command. In either case, this directory is only available before elaboration.

There are three directories under each hdl\_libraries subdirectory. The three directories are: architectures, components, and packages.

■ ../architectures

If the design was described in Verilog, the architectures directory refers to the Verilog module. This directory contains all Verilog modules or VHDL architectures and entities that were read using the read hdl command.

■ .../components

Contains all ChipWare components added by RTL Compiler. Component information such as bindings, implementations, parameters, and pins can be found under this directory.


■ .../packages

Contains all VHDL packages, and does not apply to Verilog designs.

The hdl libraries directory contains the following object types, as shown in Figure 2-7.

# RTL Compiler Design Information Hierarchy

Figure 2-7 hdl\_libraries Directory



To get a list of the HDL library directories, type the 1s command in the directory. For example:

#### RTL Compiler Design Information Hierarchy

```
rc:/hdl libraries> ls
              (hdl_lib)
(hdl_lib)
(hdl_lib)
AWARITH/
AWLOGIC/
AWSEQ/
               (hdl lib)
CW/
DW01/
               (hdl lib)
DW02/
               (hdl lib)
               (hdl_lib)
DW03/
DWARE/
               (hdl_lib)
               (hdl lib)
GTECH/
```

The (hdl\_lib) to the right of each directory indicates the object type. The following is a complete list of HDL library object types:

■ hdl lib

Refers to the HDL libraries in the directory named:

```
/hdl libraries
```

■ hdl arch

Refers to the VHDL architecture/entity or Verilog module in the directory named:

```
/hdl libraries/library name/architectures
```

VHDL architectures are named using an <code>entityname</code> (<code>architecture\_name</code>) convention while Verilog modules are named using a <code>modulename</code> convention. To get a list of the <code>hdl arch</code> subdirectories, type the ls command. For example:

```
rc> read_hdl -vhdl test.vhd
rc> ls /hdl_libraries/default/architectures/test(rtl)/
blocks/ labels/ pins/ subprograms/
instances/ parameters/ processes/
```

☐ hdl\_block

Refers to a VHDL block VHDL generate, or Verilog generate, as shown in Example 2-3, in the directory named:

```
/hdl_libraries/library_name/architectures/
module or architecture name/blocks
```

To get a list of the blocks, type the 1s command. For example:

```
rc> read_hdl -vhdl test.vhd
rc> ls /hdl_libraries/default/architectures/test(rtl)/
blocks/ labels/ pins/ subprograms/
instances/ parameters/ processes/
rc> ls -l
/hdl_libraries/default/architectures/test(rtl)/blocks/
blok (hdl block)
```

# RTL Compiler Design Information Hierarchy

#### **Example 2-3 VHDL Block**

```
library ieee;
use ieee.std logic 1164.all;
entity test is
    port (y : out std logic vector (3 downto 0);
        a, b, c :in std logic vector (3 downto 0);
        clk : in std logic);
end;
architecture rtl of test is
    signal p : std logic vector (3 downto 0);
begin
    blok : block
    begin
        p \le a and b;
    end block;
    y <= p or c;
end;
```

hdl inst

Refers to the HDL instance in the directory named:

```
/hdl libraries/library name/architectures/
module or architecture name/instances
```

hdl label

Refers to the Verilog or VHDL label in the directory named:

```
/hdl libraries/library name/architectures/
module or architecture name/labels
```

hdl param

Refers to a generic of a VHDL entity, a parameter of a Verilog module, or a parameter of a ChipWare component in the directory named:

```
/hdl libraries/library name/architectures/
module or architecture name/parameters
or
/hdl libraries/library name/architectures/
module or architecture name/components/parameters
```

RTL Compiler Design Information Hierarchy

□ hdl pin

Refers to an input/output port of a VHDL entity, a Verilog module, or a ChipWare component in the directory named:

```
/hdl_libraries/default/architectures/
module_or_architecture name/pins
```

☐ hdl\_proc

Refers to the VHDL process or a Verilog begin and end block, as shown in Example 2-4 on page 36, in the directory named:

```
/hdl_libraries/default/architectures/
module_or_architecture name/processes
```

Unnamed processes are named using a *noname* @*linesourcelinenumber* naming convention. To get a list of the hdl\_proc processes, type the ls command. For example:

```
rc> read_hdl -vhdl test.vhd
rc> ls /hdl_libraries/default/architectures/test(rtl)/
blocks/ labels/ pins/ subprograms/
instances/ parameters/ processes/
rc> ls -l
/hdl_libraries/default/architectures/test(rtl)/processes/
blok (hdl_proc)
```

RTL Compiler Design Information Hierarchy

#### **Example 2-4 VHDL Process Begin and End Block**

```
library ieee;
use ieee.std logic 1164.all;
entity test is
    port (y : out std logic vector (3 downto 0);
        a, b, c : in std logic vector (3 downto 0);
        clk : in std logic);
end;
architecture rtl of test is
    signal p : std logic vector (3 downto 0);
begin
    blok: process (clk)
    begin
        if clk'event and clk = '1' then
           p \le a and b;
        end if;
    end process;
    y <= p or c;
end;
```

☐ hdl subp

Refers to the VHDL function/procedure or a Verilog function/task in the directory named:

```
/hdl_libraries/default/architectures/
module_or_architecture name/subprograms
```

Overloaded subprograms are named using a functionname @linesourcelinenumber naming convention. Overloaded subprograms are widely used subprograms that perform similar actions on arguments of different types, as shown in Example 2-5.

#### **Using Encounter RTL Compiler** RTL Compiler Design Information Hierarchy

#### Example 2-5 Overloaded Subprograms

```
-- Id: A.3
function "+" (L, R: UNSIGNED) return UNSIGNED;
-- Result subtype: UNSIGNED (MAX (L'LENGTH, R'LENGTH)-1 downto 0).
-- Result: Adds two UNSIGNED vectors that may be of different lengths.
-- Id: A.4
function "+" (L, R: SIGNED) return SIGNED;
-- Result subtype: SIGNED(MAX(L'LENGTH, R'LENGTH)-1 downto 0).
-- Result: Adds two SIGNED vectors that may be of different lengths.
-- Id: A.5
function "+" (L: UNSIGNED; R: NATURAL) return UNSIGNED;
-- Result subtype: UNSIGNED(L'LENGTH-1 downto 0).
-- Result: Adds an UNSIGNED vector, L, with a non-negative INTEGER, R.
-- Id: A.6
function "+" (L: NATURAL; R: UNSIGNED) return UNSIGNED;
-- Result subtype: UNSIGNED(R'LENGTH-1 downto 0).
-- Result: Adds a non-negative INTEGER, L, with an UNSIGNED vector, R.
-- Id: A.7
function "+" (L: INTEGER; R: SIGNED) return SIGNED;
-- Result subtype: SIGNED(R'LENGTH-1 downto 0).
-- Result: Adds an INTEGER, L(may be positive or negative), to a SIGNED
-- vector, R.
-- Id: A.8
function "+" (L: SIGNED; R: INTEGER) return SIGNED;
-- Result subtype: SIGNED(L'LENGTH-1 downto 0).
-- Result: Adds a SIGNED vector, L, to an INTEGER, R.
hdl comp
 Refers to the ChipWare component in the directory named:
  /hdl libraries/library name/components/
```

Refers to the ChipWare binding in the directory named:

hdl bind

#### RTL Compiler Design Information Hierarchy

/hdl\_libraries/library\_name/components/component\_name/
bindings

☐ hdl impl

Refers to the ChipWare implementations in the directory named:

/hdl\_libraries/library\_name/components/component\_name/
implementations

hdl\_param

Lists the HDL parameters used inside the component.

□ hdl pin

Lists the pins of the Chipware component.

hdl config

Refers to the VHDL configuration, as shown in Example 2-6, in the directory named:

/hdl\_libraries/library\_name/components/component\_name/
configurations

To get a list of the configurations, type the 1s command. For example:

```
rc> read hdl -vhdl test.vhd
rc> ls /hdl libraries/default/
architectures/
                     configurations/
                      packages/
components/
rc> ls -l /hdl libraries/default/architectures/
one gate(my and)/
                   (hdl arch)
one gate(my or)/
                  (hdl arch)
one gate(my xor)/ (hdl arch)
top(xarch)/
                   (hdl arch)
rc> ls -l /hdl libraries/default/configurations/
       (hdl config)
```

# RTL Compiler Design Information Hierarchy

#### **Example 2-6 VHDL Configuration**

```
entity one gate is port (q: out bit; j,k: in bit); end;
architecture my and of one gate is begin q <= j and k;
architecture my or of one gate is begin q <= j or k;
architecture my xor of one gate is begin q <= j xor k;
entity top is port (a,b,c: in bit; y,z: out bit); end top;
architecture xarch of top is
    component use cnfg port (q: out bit; j,k: in bit);
end component;
    component one gate port (q: out bit; j,k: in bit);
end component;
        u1: use cnfg port map (q = y, j \Rightarrow a, k \Rightarrow b);
        u2: one gate port map (q = z, j \Rightarrow a, k \Rightarrow c);
    end xarch;
    configuration xconf of top is
        for xarch
        for ul: use cnfg use entity work.one gate(my and);
    end for;
        for u2: one gate use entity work.one gate(my or );
    end for;
end for;
end configuration;
```

hdl oper

Refers to the ChipWare Developer synthetic operator in the directory named:

```
/hdl libraries/library name/components/component name/operators
 hdl pin
```

hdl pack

Refers to the VHDL package in the directory named:

```
/hdl libraries/library name/packages
  hdl subp
```


To learn how to find information about an HDL object, see Finding Specific Objects and Attribute Values on page 48.

# RTL Compiler Design Information Hierarchy

## Working in the object\_types Directory

The object types directory contains the following objects shown in Figure 2-8.

#### Figure 2-8 object\_types Directory



The object types directory contains all the object types in the Design Information Hierarchy. To get a list of all the object types, type ls on the object type directory:

```
rc:/> ls /object types/
/object types:
                                                         pnet/
                        hdl param/
actual_scan_chain/
                                                         port/
                        hdl_pin/
actual scan segment/
                        hdl proc/
                                                         port bus/
```

Under each object type, there is a subdirectory called attributes. Typing ls -attribute on this directory not only shows you what attributes are valid for this particular object type, but also default values, help, and other information. For example,

```
rc:/> ls -attribute /object types/actual scan chain/attributes/
/object types/actual scan chain/attributes:
Total: 22 items
analyzed
                                     (attribute)
    Attributes:
        category = dft
        data type = boolean
        default value = false
        help = \overline{W}hether this is an analyzed chain.
```

RTL Compiler Design Information Hierarchy

When you use the define\_attribute command, you will get the path to your newly created attribute:

rc:/> define\_attribute -category tui -data\_type string -obj\_type instance\
 bree\_olson
/object types/instance/attributes/bree olson

To delete your newly created attribute, use the rm command:

rc:/> rm /object\_types/instance/attributes/bree\_olson

RTL Compiler Design Information Hierarchy

# **Manipulating Objects in the Design Information Hierarchy**

Attributes exist on each object type so that you can manipulate your design before elaboration. Refer to the *Encounter RTL Compiler Ultra Attribute Reference* for a complete list. You can also ungroup modules during and after elaboration, and you can use Tcl commands to manipulate objects in the Design Information Hierarchy.

**Note:** In the low-power flows, it is not recommended to perform any ungrouping before you have read in the CPF file and activity files (TCF, VCD).

#### **Ungrouping Modules During and After Elaboration**

#### **Ungrouping Modules During Elaboration**

You can ungroup modules, including user defined modules, during elaboration in the <code>/hdl\_libraries</code> directory, which lets you control the Design Information Hierarchy immediately after loading the design. The <code>/hdl\_libraries</code> directory contains specific object types that correlate to particular data. The following lists and describes the object types related to modules in this directory:

- hdl\_comp An RTL Compiler or other tool defined component
- hdl impl An architecture of a RTL Compiler or other tool defined component
- hdl\_arch A user defined module
- hdl\_inst An instance of a user defined module, a RTL Compiler or other tool defined component

By default, RTL Compiler does *not* ungroup user defined modules, ChipWare components, DesignWare components and GTECH components.

A user defined module is ungrouped during elaboration if either:

■ The <u>ungroup</u> attribute is set to true on the particular hdl\_arch module before the elaborate command is used

For example, the following command specifies that all instances of the foo module should be flattened during elaboration:

```
rc:/> set_attribute ungroup \
    true 7hdl libraries/default/architectures/foo/
```

■ The ungroup attribute is set to true on the particular hdl\_inst instance before the elaborate command is used

#### RTL Compiler Design Information Hierarchy

For example, the following command specifies that inst1 should be inlined during elaboration:

```
rc:/> set_attribute ungroup \
    true /hdl libraries/default/architectures/foo/instances/inst1
```

A particular tool defined component is ungrouped during elaboration if either:

■ The ungroup attribute is set to true on the particular hdl\_comp component before using the elaborate command.

For example, the following command ungroups all instances of a tool defined component during elaboration:

```
rc:/> set_attribute ungroup true [find / -hdl_comp $component_name]
```

■ The ungroup attribute is set to true on the particular hdl\_impl architecture before using the elaborate command.

For example, the following command ungroups all instances of a user defined module during elaboration:

```
rc:/> set attribute ungroup true [find / -hdl arch $module name]
```

■ The ungroup attribute is set to true on the hdl\_inst instance before using the elaborate command.

For example, the following command ungroups a particular instance during elaboration:

```
rc:/> set attribute ungroup true [find / -hdl inst $instance name]
```

To potentially facilitate more carrysave transformation around arithmetic ChipWare components, ungroup components like CW\_add, CW\_sub, CW\_addsub, CW\_inc, CW\_dec, CW\_incdec, CW\_mult, CW\_square and so forth during elaboration. For example, the following command ungroups the CW add component during elaboration:

```
rc:/> set attribute ungroup true [find / -hdl comp CW add]
```

RTL Compiler Design Information Hierarchy

#### **Ungrouping Modules After Elaboration**

**Note:** Ungrouping can only be done on instances.

To ungroup all implicitly created modules, follow these steps:

1. Set the desired module prefix for RTL Compiler created modules by typing:

```
rc:/> set attribute gen module prefix CDN DP  /
```

**2.** Read in the Verilog files by typing:

```
rc:/> read hdl files
```

3. Elaborate (build) the design by typing:

```
rc:/> elaborate
```

- 4. Specify your constraints.
- **5.** Synthesize the design by typing:

```
rc:/> synthesize -to mapped
```

**6.** Ungroup the generated modules before writing out the design by typing:

```
rc:/> set all_subdes [find /des* -subdes CDN_DP*]
    foreach sub_des $all_subdes {
    set inst [get_attr instances $sub_des]
    edit_netlist ungroup $inst
    }
```

RTL Compiler Design Information Hierarchy

# Finding Information in the Design Information Hierarchy

There a number of ways to find information in the design data structure, including:

- Using the cd Command to Navigate the Design Information Hierarchy on page 45
- Using the Is Command to List Directory Objects and Attributes on page 46
- Using the find Command to Search for Information on page 47
- Using the get attribute Command to Search for Information on page 50

### Using the cd Command to Navigate the Design Information Hierarchy

Use the <u>cd</u> command to navigate to different levels of the directory. There are no options to cd.



When navigating, you do not need to type the complete directory or object name. You can type less by using the '\*' wild card character, such as the following:

```
rc:/> cd des*
```

You can also use the Tab key to complete the path for you, as long as the characters you have typed uniquely identify a directory or object. For example, the following command will take you from the root directory to the subdesigns directory:

rc:/> cd sub <TAB>
rc:/designs/ksteal/subdesigns>

### Using the Is Command to List Directory Objects and Attributes

Use the <u>ls</u> command to list directory objects and view their associated attributes.

See Using the Is Command versus the get attribute Command on page 50 to learn the difference in using these two commands.

To view directory names and any other object in the current directory:

```
rc:/> ls
```

To list all the contents in the long format:

```
rc:/> ls -long
```

or, use the equivalent shortcut command:

```
rc:/> ls -l
```

To list the contents of the current directory and the associated attributes:

```
rc:/> ls -attribute
```

or, use the equivalent shortcut command:

```
rc:/> ls -a
```

The following is an example of the information displayed with the -attribute option:

```
rc:/> ls -attribute /designs/alu/subdesigns/
/designs/alu/subdesigns:
Total: 2 items
addinc65/
             (subdesign)
    Attributes:
        instances = /designs/alu/instances hier/ops1 add 25
        logical hier = false
        speed grade = very fast
        user_name = addinc
wireload = /libraries/tutorial/wireload_models/AL_MEDIUM
```

Note: Using the ls -a command will show only the attributes that have been set. To see a complete list of attributes:

```
ls -a -1
or
ls -la
```

To list the contents of the designs directory in the long format:

```
rc:/designs> ls -long
```

RTL Compiler displays information similar to the following:

```
rc:/> ls -long /designs/alu/port busses in/
/designs/alu/port busses in:
```

RTL Compiler Design Information Hierarchy

```
Total: 7 items
./
accum (port_bus)
clock (port_bus)
data (port_bus)
ena (port_bus)
opcode (port_bus)
reset (port bus)
```

➤ To list all computed attributes (computed attributes are potentially very time consuming to process and are therefore not listed by default):

```
rc:/designs> ls -computed
```

RTL Compiler displays information similar to the following:

```
rc:/designs> ls -computed
Total: 2 items
./
MOD69/ (design)
  Attributes:
    area = 0.000 library provided units
    cell_area = 0.000 library provided units
    cell_count = 8 library provided units
    lp_leakage_power = 0.000 nW
    net_area = 0.000 library provided units
    slack = no_value picoseconds
    tns = 0.000
    wireload = /libraries/slow/wireload models/GNUTELLA18 Conservative
```

## **Using the find Command to Search for Information**

The <u>find</u> command in RTL Compiler behaves similarly to the <u>find</u> command in UNIX. Use this command to search for information from your current position in the design hierarchy, to find specific objects and attribute values, and to find and list wire-load models.

Use the find command to extract information without changing your current position in the design data structure.

➤ To search from the root directory, use a slash ( "/") as the first argument:

```
rc:/> find / ...
```

This search begins from the root directory then descends all the subdirectories.

To start the search from the current position, use a period ( . ):

#### RTL Compiler Design Information Hierarchy

```
rc:/> find . ...
```

This search begins from the current directory and then descends all its subdirectories.

➤ To find hierarchical objects, you can just specify the top-level object instead of the root or current directory. Doing so can provide faster results because it minimizes the number of hierarchies that RTL Compiler traverses. In the following example, if we wanted to only find the output pins for inst1, the first specification is more efficient than the second. The second example not only traverses more hierarchies, it also returns inst2 instances.

```
rc:/> find inst1 -pin out*
{/designs/woodward/instances_hier/inst1/pins_out/out1[3]}
rc:/>find / -pint out*
{/designs/woodward/instances_hier/inst1/pins_out/out1[3]}
{/designs/MOD69/instances_hier/inst2/pins_out/out1[3]}
```

#### Finding Top-Level Designs, Subdesigns, and Libraries

➤ The find command can also search for the top-level design names with the -design option:

```
rc:/> find / -design *
/designs/SEQ MULT
```

➤ To see all the sub-designs below the top-level design (SEQ\_MULT in this example), type the following command:

```
rc:/> find / -subdesign *
```

In this example SEQ MULT has four subdesigns:

```
/designs/SEQ_MULT/subdesigns/cal
/designs/SEQ_MULT/subdesigns/chk_reg
/designs/SEQ_MULT/subdesigns/FSM
/designs/SEQ_MULT/subdesigns/reg_sft
```

➤ To find the GTECH libraries, type the following command:

```
rc:/> find / -hdl_lib GTECH
```

#### Finding Specific Objects and Attribute Values

➤ Find particular objects using the find command with the appropriate object type. For example, the following example searches for the ChipWare libraries:

```
rc:/> find / -hdl lib CW
```

➤ To find the CW\_add ChipWare component, type the following command:

RTL Compiler Design Information Hierarchy

```
rc:/> find / -hdl comp CW add
```

The following example searches for all the available architectures for the CW\_add ChipWare component:

```
rc:/> find / -hdl_impl CW_add/*
or:
find [find /-hdl comp CW add] -hdl impl *
```

➤ Find information, such as object types, attribute values, and location using the ls -long -attribute command. For example, using this command on the CW add component returns the following information:

```
rc:/hdl_libraries/CW/components> ls -long -atrribute /hdl_libraries/CW/ \
    components/CW_add
/hdl_libraries/CW/components/CW_add:
Total: 2 items
./ (hdl_comp)
    All attributes:
        avoid = false
        location = /home/toynbee/tools.sun4v/lib/chipware/syn/CW
        ungroup = false
        comp architectures/
```

#### **Finding and Listing Wire-Load Models**

Use the find command to locate and list the specifications of the library wire-load models.

➤ To find all the wireload models, type the following command:

```
rc:/> find / -wireload *
```

The command displays information similar to the following:

```
/libraries/slow/wireload_models/ForQA /libraries/slow/wireload_models/CSM18 Conservative /libraries/slow/wireload models/CSM18 Aggressive
```

**Note:** If there are multiple libraries with similar wire-load models or cell names, specify the library name that they belong to before specifying any action on those objects. For example, to list the wire-load models in only the slow library, type the following command:

```
rc:/> find /libraries/slow -wireload *
```

RTL Compiler Design Information Hierarchy

### Using the get\_attribute Command to Search for Information

Use the <u>get\_attribute</u> command to display the current value of any attribute that is associated with a design object. You must specify which object to search for when using the get\_attribute command.

■ The following command retrieves the setting of the instances attribute from the subdesign FSH:

```
rc:/> get_attribute instances [find / -subdesign FSH]
/designs/SEQ MULT/instances hier/I1
```

■ The following command finds the value for the attribute instances on the counter subdesign:

```
rc:/designs/design1/subdesigns> get_attribute instances counter
/designs/design1/instances hier/I1
```

When multiple design files are loaded, it may be difficult to correlate a module to the file in which it was instantiated. The following example illustrates how to find the Verilog file for a particular dasein submodule, using the get attribute command.

```
rc:/> get attribute arch_filename /designs/top/subdesign/dasein
```

The above command would return something like the following output, showing that the dasein submodule was instantiated in the file top.v:

```
../modules/intg glue/rtl/top.v
```

#### Using the Is Command versus the get\_attribute Command

The following examples show the difference between using the ls command and the get\_attribute command to return the wire-load model.

■ The following example uses the Is -attribute command to return the wire-load model:

```
rc:/designs> ls -attribute
Total: 2 items
./
async_set_reset_flop_n/ (design)
   Attributes:
        dft_mix_clock_edges_in_scan_chains = false
        wireload = /libraries/slow/wireload models/sartre18 Conservative
```

■ The following example uses the get attribute wireload command:

```
rc:/designs/ get attribute wireload /designs/async set reset flop n/
```

RTL Compiler Design Information Hierarchy

and returns the following wire-load model:

```
/libraries/slow/wireload models/sartre18 Conservative
```

The ls -attribute command lists all user modified attributes and their values. The get\_attribute command lists only the value of the specified attribute. The get\_attribute command is especially useful in scripts where its returned values can be used as arguments to other commands.

■ The following example involves returning information about computed attributes. Computed attributes are potentially very time consuming to process and are therefore not listed by default.

```
rc:/designs> ls -computed
Total: 2 items
./
MOD69/ (design)
Attributes:
    area = 0.000 library provided units
    cell_area = 0.000 library provided units
    cell_count = 8 library provided units
    lp_leakage_power = 0.000 nW
    net_area = 0.000 library provided units
    slack = no_value picoseconds
    tns = 0.000
    wireload = /libraries/slow/wireload models/GNUTELLA18 Conservative
```

While the ls -computed command lists all computed attributes, the get attribute command will return information on a specific computed attribute.

```
rc:/designs> get_attribute area /designs/stormy/
106.444
```


# RTL Compiler Design Information Hierarchy

# **Navigating a Sample Design**

Figure 2-9 shows a sequential multiplier, SEQ MULT. Figure 2-10 shows the design information hierarchy for the SEQ MULT design. All of the following navigation examples and descriptions refer to this design.


See <u>Describing the Design Information Hierarchy</u> on page 15 for detailed descriptions.

Figure 2-9 SEQ\_MULT Design



## RTL Compiler Design Information Hierarchy

Figure 2-10 Top-Level View for SEQ\_MULT Design



RTL Compiler Design Information Hierarchy

#### **Subdesigns**

The following commands find the subdesigns in the SEQ MULT data structure:

```
rc:/> cd subdes*
rc:/designs/SEQ MULT/subdesigns> ls -1
```

#### and returns the following:

```
Total: 3 items
./
cal/ (subdesign)
chk_zro/ (subdesign)
fsm (subdesign)
reg sft/ (subdesign)
```

See <u>Subdesigns</u> on page 54for a detailed description of this directory.

## **Input and Output Ports**

To see the top level input and output ports, go to the ports\_in or ports\_out directories (Figure 2-10 on page 53).

➤ The following command finds the input and output ports with the find command:

```
rc:/> find [find / -design SEQ MULT] -port *
```

The command displays information similar to the following:

```
/designs/SEQ_MULT/ports_in/rst /designs/SEQ_MULT/ports_in/a[2]} {/designs/SEQ_MULT/ports_in/a[2]} {/designs/SEQ_MULT/ports_in/a[2]} {/designs/SEQ_MULT/ports_in/a[2]} {/designs/SEQ_MULT/ports_in/a[1]} {/designs/SEQ_MULT/ports_in/a[0]} {/designs/SEQ_MULT/ports_in/b[5]} {/designs/SEQ_MULT/ports_in/b[6]} {/designs/SEQ_MULT/ports_in/b[5]} {/designs/SEQ_MULT/ports_in/b[3]} {/designs/SEQ_MULT/ports_in/b[3]} {/designs/SEQ_MULT/ports_in/b[1]} {/designs/SEQ_MULT/ports_in/b[0]} //designs/SEQ_MULT/ports_in/b[1]} {/designs/SEQ_MULT/ports_in/b[0]} //designs/SEQ_MULT/ports_in/start //designs/SEQ_MULT/ports_in/b[0]} {/designs/SEQ_MULT/ports_out/result_reg[7]} {/designs/SEQ_MULT/ports_out/result_reg[5]} {/designs/SEQ_MULT/ports_out/result_reg[4]} {/designs/SEQ_MULT/ports_out/result_reg[2]} {/designs/SEQ_MULT/ports_out/result_reg[0]} //designs/SEQ_MULT/ports_out/result_reg[0]} //designs/SEQ_MULT/ports_out/lsb_/designs/SEQ_MULT/ports_out/dir
```

See port in the <u>Working in the designs Directory</u> on page 17 for a detailed description of the ports in and ports out directories.

RTL Compiler Design Information Hierarchy

#### **Hierarchical Instances**

Hierarchical instances in the design are listed in the following directory:

/designs/SEQ MULT/instances hier/

The /designs/SEQ\_MULT/instances\_hier directory contains all the hierarchical instances in the SEQ\_MULT top level design (see Figure 2-11).

#### Sequential Instances

Any sequential instances in the top-level design are listed in the <code>/designs/SEQ\_MULT/instances\_seq</code> directory shown in Figure 2-10. The <code>SEQ\_MULT</code> design does not have any sequential instances at this level. However, it does have some at a lower level in the hierarchy, as shown in Figure 2-11.

See <u>instances</u> for a detailed description of this directory.


#### Lower-level Hierarchies

Figure 2-11 on page 56 shows some of the lower level directories in the SEQ\_MULT design.

The lower level directory structures are very similar to the /designs/SEQ\_MULT contents. The design data structure is based upon the levels of design hierarchy and how the data is structured. Design information levels are created depending upon the design hierarchy.

## RTL Compiler Design Information Hierarchy

Figure 2-11 Low-Level for SEQ\_MULT Design




# RTL Compiler Design Information Hierarchy

### **Library Information**

Figure 2-12 shows the libraries directory and its contents. The contents will vary with the design, but the following directories are always created for each library.

Figure 2-12 Libraries Directory Structure



See Working in the Library Directory on page 27 for a detailed description of this directory.

RTL Compiler Design Information Hierarchy

## **Tips and Shortcuts**

The following are some helpful tips and shortcuts:

- Accessing UNIX Environment Variables from RTL Compiler on page 58
- Working with Tcl in RTL Compiler on page 59
- Using Command Line Keyboard Shortcuts on page 63
- Using Command Abbreviations on page 64
- <u>Using Command Completion with the Tab Key</u> on page 65
- <u>Using Wildcards</u> on page 65
- Using Smart Searches on page 66
- Saving the Design Information Hierarchy on page 67

## **Accessing UNIX Environment Variables from RTL Compiler**

You can access your UNIX variables while you are in an RTL Compiler session by using the following variable within RTL Compiler:

```
$env()
```

If you have a UNIX variable to indicate the library directory under the current directory, do the following steps:

1. In UNIX, store the path to the library directory to a variable. In this case, we use LIB\_PATH:

```
unix> setenv LIB PATH ./library
```

2. In RTL Compiler, use the \$env variable with the lib search path attribute:

```
rc:/> set_attribute lib_search_path $::env(LIB_PATH)
```

RTL Compiler Design Information Hierarchy

## Working with Tcl in RTL Compiler

#### **Using Tcl Commands to Manipulate Objects**

Tcl lets you refer to objects using the following two methods: by using a handle to keep the pointer to the particular object, and by using the string name of that object.

Using a handle to keep the pointer to the object results in faster and more efficient manipulations. RTL Compiler takes advantage of this Tcl feature while manipulating objects in its database. Understanding how to use a handle only becomes important if you are writing Tcl scripts to interface with RTL Compiler.

In general, using the find command returns the string name of an object, whereas using Tcl list commands, such as llindex and foreach returns the handle.

For example, assume you have the following hierarchical instance in the database:

```
/designs/TOP/instances hierarchical/some instance
```

➤ To change the some\_instance name to some\_instance\_1, use the following set Tcl command with the <u>find</u> command as follows:

```
rc:/> set inst [find / -instance some_instance]
/designs/TOP/instances hier/some instance
```

then use the my command to rename the instance in the design hierarchy as follows:

```
rc:/> mv $inst [basename $inst]_1
/designs/TOP/instances hier/some instance 1
```

The find command returns the string in \$inst. Therefore, using the mv command moves the object with the name stored in \$inst to the new name. However, the \$inst still contains the original name, which is listed when using the Tcl puts command as follows:

```
rc:/> puts $inst
/designs/TOP/instances hierarchical/some instance
```

➤ To store the updated name in \$inst, use the Tcl set command with the mv command as follows:

```
rc:/> set inst [mv $inst [basename $inst]_1]
/designs/TOP/instances hierarchical/some instance 1
```

Using the Tcl puts command shows the updated name in the design hierarchy as follows:

```
rc:/> puts $inst
/designs/TOP/instances hierarchical/some instance 1
```

➤ To access the "handle" for the object, use the following sequence:

```
rc:/> set inst [lindex [find /des* -instance some instance] 0]
```

RTL Compiler Design Information Hierarchy

Any further manipulation of the object referred by \$inst will also change \$inst. For example:

```
rc:>mv $inst [basename $inst]_1
/designs/TOP/instnaces_hier/some_instance_1
rc:/> puts $inst
rc:/> /designs/TOP/instances hier/some instance 1
```

You can also use a different method to update the content of the Tcl variable with the object being manipulated as follows:

```
rc:/> set inst [mv $inst [basename $inst]_1]
/designs/TOP/instances_hier/some_instance_1
rc:/> puts $inst
/designs/TOP/instances_hier/some_instance_1
```

The following examples explain how the pointer concept works differently from normal string manipulation.

Consider a design that has the following three instances:

```
/designs/TOP/instances_hier/some_instance_1
/designs/TOP/instances_hier/some_instance_2
/designs/TOP/instances_hier/some_instance_3
```

➤ To change the instance names to some\_instance\_1\_x, some\_instance\_2\_x, and some\_instance\_3\_x, use the following steps:

Looking at the values of \$elem that RTL Compiler returns, unlike the first method, the value of \$elem changes to reflect the updated value of the particular instance name. This happens because the foreach command passes the handle to the objects in the \$list. Therefore, \$elem is the handle to an instance, not a string. Using the mv command modifies the value pointed to by the handle as well.

RTL Compiler Design Information Hierarchy

Likewise, when using the following command syntax:

```
rc:/> set elem [lindex [find / -instance some instance *] 0]
```

\$elem still contains the handle to the instance as follows:

```
/designs/TOP/instances_hierarchical/some_instance_1
```



Be careful when using the rm command with the handle approach. As shown in the following example, when you remove the instance, the handle does not contain any values.

```
rc:/> foreach elem $list {
=> rm $elem
=>puts $elem
=> }
objectdeleted
object_deleted
object_deleted
```

To reflect this, RTL Compiler stores the object\_deleted string in the handle, which is similar to NULL stored in a pointer.

To refer only to objects as strings, or to avoid objects changing as a result of being moved (renamed) or deleted, use the string trim Tcl command or the string representation command.

## **Comparing and Matching Strings in Tcl**

There are separate Tcl commands to compare strings and match string patterns. The string compare command compares each character in the first string argument to each character in the second. The following example will return a "-1" to indicate a difference in the first and second arguments:

```
string compare howisyourevening howisyournight
```

The string match Tcl command treats the first argument as a pattern, which can contain wildcards, while treating the second argument as a string. That is, string match queries if the specified *string* matches the specified *pattern*. The following example will return "1":

```
string match howisyour* howisyourevening
```

Unless you want to perform pattern matching, do not use string match: one of the strings you want to match might contain a \* character, which would give a false positive match.

RTL Compiler Design Information Hierarchy

Similarly, the == operator should only be used for numeric comparisons. For example, the following example is considered equivalent in Tcl:

```
rc:/> if {"3.0" == "3"} {puts equal} equal
```

Instead of using == to compare strings, use the eq (equal) operator. For example:

```
rc:/> if {"howisyourevening" eq "howisyourevening"} {puts equal}
equal
```

The following example will not be equal when using the eq operator:

```
rc:/>if {"3.0" eq "3"} {puts equal}
```

#### The Backslash in Tcl

In Tcl, if the backslash ("\") is used at the end of the line, the contents of the immediately proceeding line are inlined to the line ending in the backslash. For example:

```
rc:/> puts "This will be all\
==>on one line."
This will all be on one line
```

This is Tcl's idiosyncrasy, not RTL Compiler's.

RTL Compiler Design Information Hierarchy

## **Using Command Line Keyboard Shortcuts**

RTL Compiler supports keyboard shortcuts to access common command-line commands. The following table lists the supported keyboard shortcuts. The shortcuts are invoked by simultaneously pressing the control key and another corresponding key.

## **Table 2-1 Command-line Keyboard Shortcuts**

Control-a	Goes to the beginning of the line.
Control-b	Moves the cursor left.
Control-c	Kills the current RTL Compiler process and exits RTL Compiler when you press Control-c twice within a second.
Control-d	Deletes the character under the cursor.
Control-e	Goes to the end of the line.
Control-f	Moves the cursor right.
Control-k	Deletes all text from the cursor position to the end of the line and copies the content to a yank buffer.
Control-1	Clears the screen; that is moves the prompt to the top of the screen.
	You may also need to press Return or Enter to execute this shortcut.
Control-n	Goes to the next command in the history.
Control-p	Goes to the previous command in the history.
Control-u	Goes to the beginning of the line and deletes to the end of the line. The content is copied to a yank buffer.
Control-y	Copies the content from the yank buffer at the cursor position.
Control-z	Instructs RTL Compiler to go to sleep. Control returns to the operating system.
	Type fg to return to the RTL Compiler session.
up arrow	Goes to the previous command in history.
down arrow	Goes to the next command in history.

RTL Compiler Design Information Hierarchy

## **Using Command Abbreviations**

To reduce the amount of typing, you can use abbreviations for commands as long as they do not present any ambiguity. For example:

## Complete Command Abbreviated Command

This abbreviation is possible because there is only one command that starts with "mu" which is multi\_cycle, and there is only one reporting option that starts with "le" which is lenient.

In cases where there is ambiguity because a number of commands share the same character sequence, you only need to supply sufficient characters to resolve the ambiguity. For example, the commands <code>path\_adjust</code> and <code>path\_delay</code> both start with "path\_". If you wanted to print out the help for these commands, you would need to abbreviate them as follows:

## Complete Command Abbreviated Command

RTL Compiler Design Information Hierarchy

## **Using Command Completion with the Tab Key**

You can use the Tab key to complete a command or attribute name after typing one or more letters. If there are several commands or attributes that start with that sequence of letters, pressing the Tab key fills in the command or attribute letters to the first letter that differs between commands. For instance, if you type the letters "pat" and then press the Tab key, the tool spells out "path\_": If you type an ambiguous set of letters such as "re", the tool displays the commands that start with those letters:

```
rc:/> re
ambiguous "re": read read_hdl read_sdc reconnect_scan redirect regexp regress
regsub rename rename cgs report return
```

With attribute, type the set\_attribute command and the first few letters of the attribute name:

```
rc:/> set_attr li
ambiguous "li": lib_lef_consistency_check_enable lib_search_path libcell
liberty_attributes libpin library library_domain line_number
```

## **Using Wildcards**

RTL Compiler supports the \* and ? wildcard characters:

To specify a unique name in the design.

For example, the following two commands are equivalent:

```
rc:/> cd /designs/example1/constants/
rc:/> cd /d*/example1/co*/
```

To specify multiple design elements.

For example, the following lists the contents of all directories that end with out:

```
rc:/> ls *out
```

To find a design with four characters:

```
rc:/> find . -design ????
```

■ To find a design with three characters that ends in an "i":

```
rc:/> find . -design ??i
```

The \* and ? wildcard characters can also be used together.

# RTL Compiler Design Information Hierarchy

## **Using Smart Searches**

Smart searches allow you to find specific items of interest (instances, directories, and so on) without giving the entire hierarchical path name. There are two kinds of smart searches: instance-specific find and path search.

#### Instance-specific find

In an instance specific find, instances are accessed without specifying container directories. For example, the following two commands refer to the same instance:

```
rc:/> cd des*/TOP/*/i0/*/i2/*/addinc add 39 20 2/*/g160
rc:/> cd TOP/i0/i2/addinc add 39 20 2/g160
```

The instance specific find feature is especially helpful when used with commands such as report timing and get attribute. For example, the following two commands are equivalent:

```
rc:/> report timing -through des*/TOP/*/i0/*/i2/*/addinc add 39 20 2/*/g160/*/Y
rc:/> report timing -through TOP/i0/i2/addinc add 39 20 2/g160/Y
```

#### Path Search

In a path search, objects are accessed by searching the custom-defined RTL Compiler design hierarchy paths. These paths are initially defined in the .synth init file (see Introduction on page 1\_for more information on the .synth init file) but you may edit them at any time.

The default definition is as follows:

```
set attribute -quiet path {
    /designs/*
    /designs/*/timing/clock domains/*
    /libraries/*
```

If you type the following command:

```
rc:/> ls alu*
```

RTL Compiler returns all matching items on the listed paths, for instance:

```
/designs/alu:
. /
                  instances hier/
                                      port busses out/
                                                          timing/
constants/
                  instances seq/
                                     ports in/
dft/
                  nets/
                                     ports out/
                  port busses in/
                                     subdesigns/
instances comb/
```

RTL Compiler Design Information Hierarchy

## **Saving the Design Information Hierarchy**

There may be occasions in which you want to save the hierarchy, for example for backup purposes or to document the design. The following example shows how to save the hierarchy using Tcl and RTL Compiler commands:

## **Example 2-7 Saving the Design Information Hierarchy**


```
proc vdir save {args} {
  set pov [parse options [calling proc] fil $args \
    "-detail bos include detailed info" detail \
    "drs root vdir from which to start saving data" vdir]
  switch -- $pov {
   -2 {return}
    0 {error "Failed on [calling proc]"}
  }
  foreach x [lsort -dictionary [find $vdir * *]] {
    # simple data
    set data $x
    # detail data
      if {$detail} {
        redirect -variable data "ls -a $x"
    puts $fil $data
  }
  if {![string equal $fil "stdout"]} {
    close $fil
  }
```

Using Encounter RTL Compiler RTL Compiler Design Information Hierarchy

## **Using the Libraries**

- Overview on page 70
- Tasks on page 71
  - Specifying Explicit Search Paths on page 71
  - □ Specifying Implicit Search Paths on page 72
  - □ Setting the Target Technology Library on page 72
  - Preventing the Use of Specific Library Cells on page 74
  - □ Forcing the Use of Specific Library Cells on page 74
  - □ Working with Liberty Format Technology Libraries on page 74
- <u>Troubleshooting</u> on page 76
  - □ Cells Identified as Unusable on page 76
    - O Possible Reasons for a Cell to be Marked Unusable on page 76
    - O Effect of Unusable Cells on the Flow on page 78
  - Cells Identified as Timing Models on page 81
    - Possible Reasons for a Cell to be Marked as Timing Model on page 81

## **Overview**



Search paths are directory path names that RTL Compiler either explicitly or implicitly searches. This chapter explains how to set search paths and use the technology library.

**Note:** In the physical flows, you also need to load LEF libraries and parasitic information. For more information on these tasks and on the physical flows, refer to <u>Design with RTL</u> <u>Compiler Physical</u>.

Using the Libraries

## **Tasks**

- Specifying Explicit Search Paths on page 71
- Specifying Implicit Search Paths on page 72
- Setting the Target Technology Library on page 72
- Preventing the Use of Specific Library Cells on page 74
- Forcing the Use of Specific Library Cells on page 74
- Working with Liberty Format Technology Libraries on page 74

## **Specifying Explicit Search Paths**

You can specify the search paths for libraries, scripts, and HDL files. The default search path is the directory in which RTL Compiler is invoked.

The host directory that contains the libraries, scripts, and HDL files are searched according to the values you specify for the following three attributes:

■ <u>lib search path</u>

The directories in the path are searched for technology libraries when you issue a set attribute library command.

script search path

The directories in the path are searched for script files when you issue the include command.

hdl\_search\_path

The directories in the path are searched for HDL files when you issue a read\_hdl command.

To set the search paths, type the following set attribute commands:

```
rc:/> set_attribute lib_search_path path /
rc:/> set_attribute script_search_path path /
rc:/> set attribute hdl search path path /
```

where path is the full path of your target library, script, or HDL file locations.

The slash ("/") in these commands refers to the root-level RTL Compiler object that contains all global RTL Compiler settings.

Using the Libraries

If you want to include more than one entry for path, put all of them inside curly brackets {}. For example, the following command tells RTL Compiler to search for library files both in the current directory ( . ) and in the path /home/customers/libs:

```
rc:/> set attribute lib search path {. /home/customers/libs}
```

To see all of the current settings, type:

```
ls -long -attribute /
```

The slash ("/") specifies the root-level.

## **Specifying Implicit Search Paths**

Use the path attribute to specify the paths for implicit searches. Implicit searches occur with certain commands that require RTL Compiler to search the Design Information Hierarchy. Such searches, or finds, are not specified explicitly by the user, but rather is implied in the command.

In the following example, RTL Compiler recursively searches the specified paths and sets a false path between all clock objects named clk1 and clk2.

```
rc:/> set_attribute path ". / /libraries/* /designs/*"
rc:/> dc::set_false_path -from clk1 -to clk2
```

RTL Compiler interprets the names <code>clk1</code> and <code>clk2</code> to be clock names because the inherent object search order of the SDC command <code>set\_false\_path</code> is clocks, ports, instances, pins. If there were no clocks named <code>clk1</code> or <code>clk2</code>, RTL Compiler would have interpreted the names to have been port names. If the <code>path</code> attribute is not specified, the default implicit search paths are:

```
. / /libraries/* /designs/* /designs/*/timing/clock_domains/*
```

## **Setting the Target Technology Library**

After you set the library search path with the <code>lib\_search\_path</code> attribute, you need to specify the target technology library for synthesis using the <code>library</code> attribute.

➤ To specify a single library:

```
rc:\> set attribute library lib name.lbr /
```

RTL Compiler will use the library named lib\_name.lbr for synthesis. RTL Compiler can also accommodate the .lib (Liberty) library format. In either case, ensure that you specify the library at the root-level ("/").

**Note:** If the library is not in a previously specified search path, specify the full path, as follows:

Using the Libraries

```
rc:\> set attribute library /usr/local/files/lib name.lbr
```

To specify a single library compressed with gzip:

```
rc:/> set attribute library lib name.lbr.gz /
```

To append libraries:

```
rc:\> set attribute library {{lib1.lib lib2.lib}}
```

After lib1.lib is loaded, lib2.lib is appended to lib1.lib. This appended library retains the lib1.lib name.

## **Specifying Multiple Libraries**

If your design requires multiple libraries, you must load them simultaneously. RTL Compiler uses the operating and nominal conditions, thresholds, and units from the first library specified. If you specify libraries sequentially, RTL Compiler uses only the last one loaded.

In the following example RTL Compiler uses only lib\_name2.lbr as the target library:

```
rc:/> set_attribute library lib_name.lbr /
rc:/> set attribute library lib name2.lbr /
```

To specify multiple libraries using the library variable:

**1.** Define the library variable to include both libraries:

```
rc:/> set library {lib_name1.lbr lib_name2.lbr}
When listing files, use the Tcl list syntax: {entry entry ...}.
```

**2.** Set the library attribute to \$library:

```
rc:/> set attribute library $library /
```

To specify multiple libraries by specifying all of the library names:

➤ Type both libraries with the set attribute command, as shown:

```
rc:/> set attribute library { lib name.lbr lib name2.lbr } /
```

To specify multiple libraries while appending some libraries to others:

Separate appended libraries with braces:

```
rc:/> set attribute library {{lib1.lib lib2.lib} lib3.lib}
```

After lib1.lib is loaded, lib2.lib is appended to lib1.lib. This appended library retains the lib1.lib name. Finally, lib3.lib is loaded.

Using the Libraries

## **Preventing the Use of Specific Library Cells**

You can specify individual library cells that you want to be excluded during synthesis with the avoid attribute:

```
set_attribute avoid true | false cell name(s)
```

The following example prevents the use of cells whose names begin with snl mux21 prx and all cells whose names end with nsdel:

```
rc:/> set_attribute avoid true { nlc18_custom/snl_mux21_prx* }
rc:/> set attribute avoid true { nlc18/*nsdel }
```

The following example prevents the use of the arithmetic shift right ChipWare component (CW ashiftr):

```
rc:/> set_attribute avoid true /hdl_libraries/CW/cw_ashiftr
```

## Forcing the Use of Specific Library Cells

You can instruct RTL Compiler to use a specific library cell even if the library's vendor has explicitly marked the cell as "don't use" or "don't touch". The following sequential steps illustrate how to force this behavior:

1. Set the preserve attribute to false on the particular library cell:

```
rc:/> set attribute preserve false libcell name
```

2. Next, set the avoid attribute to false on the same cell:

```
rc:/> set attribute avoid false libcell name
```

## **Working with Liberty Format Technology Libraries**

Source code for technology libraries is written in the .lib (Liberty) format. RTL Compiler has a proprietary binary format, .lbr, for representing libraries. However, RTL Compiler can directly accommodate the .lib format or convert a library from the .lib format to the .lbr format. For more information on converting a library to the .lbr format, refer to Appendix B, "Encrypting Libraries."

## **Querying Liberty Attributes**

The liberty\_attributes string is a concatenation of all attribute names and values that were specified in the .lib file for a particular object. Use the Tcl utility, get liberty attribute, to query liberty attributes.

Using the Libraries

The liberty\_attributes string is read-only, and it appears on the following object types:

- library
- libcell
- libpin
- libarc
- wireload
- operating condition

The following examples demonstrate the uses of the liberty attributes string:

```
rc:/> get_liberty_attribute "current_unit" [find / -library *]
lma
rc:/> get_liberty_attribute "area" [find / -libcell nr23d4]
4
rc:/> get_liberty_attribute "cell_footprint" [find / -libcell nr23d4]
aoi_3_5
rc:/> get_liberty_attribute "function" [find / -libpin nr23d4/zn]
(al'+a2'+a3')
rc:/> get_liberty_attribute "timing_type" [find / -libarc invtd1/zn/en_d50]
three state disable
```

#### **Using Custom Pad Cells**

RTL Compiler does not insert buffers between pad pins and top level ports, even if design rule violations or setup violations exist. That is, by default, the nets connecting such objects are treated implicitly as dont touch nets (not as ideal nets).

RTL Compiler identifies pad cells through the Liberty attributes <code>is\_pad</code> (for libpins) and <code>pad\_cell</code> (for libcells). Therefore, if custom pad cells are created and instantiated in the design prior to synthesis, be sure to include the <code>is\_pad</code> construct in the libpin description and the <code>pad\_cell</code> construct on the libcell description.

Using the Libraries

## **Troubleshooting**

#### Cells Identified as Unusable

The tool identifies cells as usable or unusable when it parses the libraries. Cells that are marked *unusable* will not be used during global mapping but can still be used for clockgating, SRPG replacement, scan mapping, and during incremental optimization (except for those cells attributed with dont use).

The tool reports the number of usable and unusable cells it found in the log file. If the information\_level root attribute is set to 6 or higher, all unusable cells are listed, otherwise only 10 cells are listed. This is stated in the LBR-415 message. For example,

```
Library: 'coreseq hvt_c35Fsc12mc_cln28hpmPtyp30V0900T125.lib', Total cells: '35', Usable cells: '17', Unusable cells: '18'.

List of unusable cells: 'L1L2SRPG_X1M_F12TH_C35 L1L2SRPG_X2M_F12TH_C35 L1L2SRPG_X4M_F12TH_C35 L1L2SRPG_X8M_F12TH_C35 L1SSRPG_X1M_F12TH_C35 L1SSRPG_X2M_F12TH_C35 L1SSRPG_X8M_F12TH_C35 L1SSRPG_X8M_F12TH_C35 ... and others.'
```

#### Possible Reasons for a Cell to be Marked Unusable

**Note:** The reason why a cell is considered unusable is stored in the <u>unusable\_reason</u> libcell attribute.

~~	) a	
1.	The	libcell has one of the following RTL Compiler attributes set to true:
		the avoid libcell attribute
		the preserve libcell attribute
		the is_always_on libcell attribute
2.	The	libcell has one of the following Liberty attributes set to true:
		the dont_touch cell attribute
		the dont_use cell attribute
3.	The	libcell has a negative area.
4.	The	libcell has pins with direction inout.

**6.** The libcell contains the pin\_opposite attribute.

**5.** The libcell has no logical input pins.

Using the Libraries

7. The delay\_model Liberty attribute was set to table\_lookup, but the libcell has no timing defined.

Message-ID	Title	Help
LBR-20	No compatible timing arc defined with library delay model.	Refer to 'timing group attributes' in 'Setting Constraints and Performing Timing Analysis Using Encounter RTL Compiler' for more information.

- **8.** The libcell is a sequential cell but has either no clock pin or no output pin defined as sequential output pin.
- **9.** The libcell is a sequential cell that has more than one clock pin while the libcell is not a master slave flip-flop nor a state retention cell.
- **10.** The libcell is a sequential cell and is missing either the setup arc from the clock to the data pin or the clock\_edge arc from the clock to the output pin.
- **11.** The libcell is a sequential cell and does not have a complete timing specification for the clock\_edge arc.

Message-ID	Title	Help
	Incomplete timing specification of library pin.	

**12.** The libcell is a sequential cell and has combinational arcs from or to a scan-only pin.

Message-ID	Title	Help
LBR-77	Automatically disabling a scan-only combinational arc.	The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode. You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.

**13.** The libcell is a clock-gating cell (combinational or integrated).

Using the Libraries

- **14.** The libcell is a multibit flop or a multibit latch.
- **15.** The libcell is a multibit cell with bussed pins.
- **16.** The libcell is a clocked LSSD scan flip-flop but the cell group does not have a statetable group that describes the cell function.
  - For more information, refer to <u>Scan Cell Requirements</u> in the *Library Guide for Encounter RTL Compiler*.
- **17.** The libcell is present in the LEF library but not in the Liberty library. In this case, the libcell is called a physical-only cell.
- **18.** The libcell is not present in the LEF library or its area in the LEF library is zero.
- **19.** The libcell is a tristate cell and has a constant value for the three state attribute.
- 20. The libcell is a tristate cell and has a constant value for the output pin function.
- **21.** The libcell is a timing model.

Refer to <u>Cells Identified as Timing Models</u> on page 81 for more information on when a libcell is considered a timing model.

#### **Effect of Unusable Cells on the Flow**

Cells that are marked unusable cannot be inferred during global mapping. To map a design the libraries must have at least one usable inverter, basic gate, latch and flip-flop. Look for the following messages in the log file:

Message-ID	Title	Help
LBR-171	Cannot perform synthesis because libraries do not have usable inverters.	Inverters are required for mapping. Ensure that the loaded libraries contain at least one usable inverter.
LBR-172	Cannot perform synthesis because libraries do not have usable basic gates.	At least one usable two-input and/or/nand/nor gate (modulo inversion at inputs) is required for mapping. Ensure that the loaded libraries contain at least one such cell.
MAP-1	Unable to map design without a tristate buffer or inverter.	Check the libraries for necessary tristate cell. The cell could be marked unusable.
MAP-2	Unable to map design without a suitable flip-flop.	Check the libraries for necessary flop cell. The cell could be marked unusable.

# Using Encounter RTL Compiler Using the Libraries

MAP-3	Unable to map design without a suitable latch.	Check the libraries for necessary latch cell. The cell could be marked unusable.
MAP-19	Specified libcell is either avoided or not usable.	Check if the 'avoid' libcell attribute is set to 'true'. If so, change the attribute value to 'false'. Check if the 'usable' libcell attribute is set to 'false'. If so, remove the cell from the 'map_to_register' attribute value.
MAP-20	Specified libcell is avoided.	Check if the 'avoid' libcell attribute is set to 'true'. If so, change the attribute value to 'false'.

Unusable cells can affect the DFT flow including mapping to scan, scan connection, scan compression.

Message-ID	Title	Help
DFT-112	Failed to connect scan chains.	The library has no flop or latch that is considered usable. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files. Use 'set_attribute preserve false <li>clibcell&gt;' and 'set_attribute avoid false <li>clibcell&gt;' to make a flop or latch usable for lockup insertion.</li></li>
DFT-227	Failed to compress scan chains.	The library has no latch that is considered usable. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files. Use 'set_attribute preserve false <li>clibcell&gt;' and 'set_attribute avoid false <li>clibcell&gt;' to make a latch usable for lockup insertion.</li></li>
DFT-510	Could not find a scan-equivalent cell.	A scan-equivalent cell was not found. A potential scan-equivalent library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to true in the .lib files. In this case, use 'set_attribute preserve false <scan_libcell>' and 'set_attribute avoid false <scan_libcell>' to make the cell usable. A potential scan-equivalent library cell is excluded if it does not follow the Scan Cell Requirements described in the 'Library Guide for Encounter RTL Compiler'. This requires fixing the library.</scan_libcell></scan_libcell>

Using the Libraries

Unusable cells can affect the **Low Power flow** including clock-gating, power analysis, level-shifter insertion, isolation insertion.

Message-ID	Title	Help
LBR-100	Unusable clock gating integrated cell.	Check to make sure that clock gating cell has all its pin attributes set correctly.
LBR-101	Unusable clock gating integrated cell.	To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
PA-3	Could not perform a meaningful RTL power analysis.	Make sure that you have a library that contains the above specified cell or cells to create power models for unmapped gates in the netlist. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files. In this case, use 'set_attribute preserve false <li>libcell&gt;' and 'set_attribute avoid false <li>libcell&gt;' to make the cell usable.</li></li>
LBR-201	Invalid level shifter pin. The level shifter is not usable.	Make sure the signal level attribute for the pin is properly set.
ISO-242	Unusable cell found in cell list for isolation rule.	Cells specified with '-cells' must be usable.
LBR-301	Unusable isolation cell.	To use the cell for isolation cell insertion, set cell attribute 'dont_use' and 'dont_touch' to 'false' in the library.

Unusable cells can affect timing analysis.

Message-ID	Title	Help
TIM-30	Could not perform a meaningful RTL delay analysis.	Make sure that your library contains at least one inverter and one 2-input library cell to create timing models for unmapped gates in the netlist. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files. In this case, use 'set_attribute preserve false <li>libcell&gt;' and 'set_attribute avoid false <li>cell&gt;' to make the cell usable.</li></li>

Using the Libraries

## **Cells Identified as Timing Models**

Some cells (such as Liberty models of RAMs and complex IP) are timing models by design. In other cases, modeling inconsistencies mentioned below could make standard cells to be treated as timing models.

## Possible Reasons for a Cell to be Marked as Timing Model

**Note:** The reason why a cell is considered a timing model is stored in the <u>timing mode reason</u> libcell attribute.

**1.** The cell function or the function of one of its output pins is either missing, too complex, or has an invalid pin name.

Message-ID	Title	Help
LBR-41	An output library pin lacks a function attribute.	If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
LBR-42	Could not parse a library pin's function statement.	Check the pin's function statement in the library source.
LBR-140	Sequential cell definition makes cell unusable.	The function of the library-cell will be unknown, which will prevent the library-cell from being inferred.
LBR-146	Invalid pin name used.	

2. The sequential libcell contains an invalid pin name in the ff or latch group, or is missing some of the group attributes, such as data\_in, enable, clocked\_on, next state and so on.

Message-ID	Title	Help
LBR-41	An output library pin lacks a function attribute.	If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
LBR-42	Could not parse a library pin's function statement.	Check the pin's function statement in the library source.
LBR-146	Invalid pin name used.	

Using the Libraries

**3.** The libcell is a sequential cell that has more than one setup arc while the libcell is not a master slave flip-flop nor a state retention cell.

Message-ID	Title	Help
LBR-152	Pin has more than one setup arc.	Pin should not have more than one setup arc. Otherwise, the library cell will be treated as a timing-model.

**4.** Pins in the next state function have no setup arcs defined.

Message-ID	Title	Help
LBR-34	Missing a setup timing arc for next-state library pin.	Pins used in next-state functions must have setup timing arcs. Otherwise, the library cell will be treated as a timing-model.

**5.** A sequential cell has a setup arc for a pin that does not appear in the next\_state function.

Message-ID	Title	Help
LBR-151	Pin with a setup timing arc is not in the support set of the next-state function.	Pin with a setup timing arc must be in the support set of the next-state function. Otherwise, the library cell will be treated as a timing-model.

**6.** A combinational cell has sequential arcs or a sequential cell has combinational arcs:

Message-ID	Title	Help
LBR-75	Detected a combinational timing arc in a sequential cell.	The library cell will be treated as a timing-model. Make sure that the timing arcs and output function were described correctly. If the cell was intended to have dual-functionality this may be ok, but this cell cannot be unmapped or automatically inferred.

Using the Libraries

LBR-76	Detected a sequential timing arc in a combinational cell.	The library cell will be treated as a timing-model. Make sure that the timing arcs and output function were described correctly. If the cell was intended to have dual-functionality this may be ok, but this cell cannot be unmapped or automatically inferred.
		,

**7.** The output pin of the libcell has no incoming timing arcs.

Message-ID	Title	Help
LBR-158	Libcell will be treated as a timing model.	Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.

- **8.** The clock pin of the master slave flop does not have a setup arc to the clock pin of the slave flop.
- **9.** The libcell is a combinational cell with a clock pin.
- 10. The libcell has disabled arcs.

Note: The tool will not mark the libcell as a timing model if

- ☐ The libcell is a state-retention cell and the only disabled arc is from the retention pin to the output pin
- ☐ The libcell is a master slave flip-flop, and the only disabled arc is to the test\_scan\_in pin.

**Note:** An arc becomes disabled when you set the RC enable attribute on the libarc to false.

**11.** The libcell is a latch with an incorrect clock pin specification.

Message-ID	Title	Help
LBR-411	Found incorrect pin specification.	If the pin name is specified within double quotes, extra blanks and parentheses are not allowed inside the double quotes.

Using the Libraries

- **12.** The libcell has the pad cell Liberty attribute set to true
- **13.** The libcell is a sequential cell with a three-state output.
- **14.** The libcell is a sequential cell and it has either a clock pin, asynchronous preset or asynchronous clear pin with a complex function.

Message-ID	Title	Help
LBR-141	Clock function definition makes cell unusable.	The clock function of the sequential cell will be unknown, which will prevent the sequential cell from being inferred.
LBR-142	Async-clear function definition makes cell unusable.	The sequential cell cannot be inferred because its async-clear function is unknown.
LBR-143	Async-preset function definition makes cell unusable.	The sequential cell cannot be inferred because its async-preset function is unknown.

- **15.** The output pin of the libcell is missing timing arcs for the input pins listed in its function attribute.
- **16.** The libcell has a timing arc from an internal pin to an inout pin or an output pin.
- 17. The libcell is a scan cell, with the cell function defined using a statetable and the test\_cell function defined using a ff group, and has an arc from the scan enable pin to an output pin other than the scan ouput pin with the value of the timing\_sense attribute set to non\_unate.
- **18.** The pins of the libcell have the <code>clock\_gate\_clock\_pin</code>, <code>clock\_gate\_enable\_pin</code>, and <code>clock\_gate\_out\_pin</code> attributes, but either the cell is missing the <code>clock\_gating\_integrated\_cell</code> attribute, or has an invalid function or an invalid statetable.

Message-ID	Title	Help
LBR-98	Incorrect gating function for combinational clock-gating integrated cell.	The combinational clock-gating integrated cell must be either an AND or OR type gate.
LBR-99	Cannot process state table for clock-gating integrated cell.	The input node names in the state table must match the cell input pin names.

# Using Encounter RTL Compiler Using the Libraries

# Using Encounter RTL Compiler Using the Libraries


# **Loading Files**

- Overview on page 88
- Tasks on page 89
  - Updating Scripts through Patching on page 89
  - □ Running Scripts on page 90
  - □ Reading HDL Files on page 91
  - □ Reading Verilog Files on page 96
  - □ Reading VHDL Files on page 104
  - □ Reading Designs with Mixed Verilog and VHDL Files on page 109
  - □ Reading and Elaborating a Structural Netlist Design on page 110
  - Reading a Partially Structural Design on page 111
  - □ Keeping Track of Loaded HDL Files on page 112
  - □ <u>Importing the Floorplan</u> on page 112

Loading Files

## **Overview**

This chapter describes how to load HDL files into RTL Compiler.



Loading Files

## **Tasks**

- Updating Scripts through Patching on page 89
- Running Scripts on page 90
- Reading HDL Files on page 91
- Reading Verilog Files on page 96
- Reading VHDL Files on page 104
- Reading Designs with Mixed Verilog and VHDL Files on page 109
- Keeping Track of Loaded HDL Files on page 112

# **Updating Scripts through Patching**

The patch mechanism in RTL Compiler allows you to potentially fix a problem, in Tcl, without waiting for the next official release. Also, in the last stages of a tapeout, it can address targeted issues without absorbing an entire new feature set that accompanies a new release. Specifically, this mechanism is a Tcl fix that is automatically sourced during initialization, thus saving you the trouble of having to modify your scripts.

Patches are tied to a version or version range, and they are only applied to the versions they were meant to be used on.

There are two ways to activate a Tcl patch:

**1.** Copy the patch to the following directory:

```
$CDN SYNTH ROOT/lib/cdn/patches
```

You may have to create the directory.

2. .Copy the patch to any directory and point the environment CDN\_SYNTH\_PATCH\_DIR variable to that directory.

When a patch is successfully loaded, the RTL Compiler banner will show the patch ID as part of the version. For example, if patches 1 and 3 are applied to version 4.20, the banner would show the version as being 4.20.p.1.3.

The program\_version attribute does not change. The order of the patch IDs are in the order in which they are loaded.

Loading Files

# **Running Scripts**

RTL Compiler is a Tcl-based tool and therefore you can create scripts to execute a series of commands instead of typing each command individually. The entire interface is accessible through Tcl and true Tcl syntax and semantics are supported. You can create the script(s) in a text editor and then run them in one of two ways:

■ From the UNIX command line, use the -f option with the rc command to start RTL Compiler and run your scripts immediately:

```
unix> rc -f script file1 -f script file2 ...
```

**Note:** If you have multiple scripts, use the -f switch as many times as needed. The scripts are executed in the order they are entered.

■ You can simultaneously invoke RTL Compiler as a background process and execute a script by typing the following command from the UNIX command line:

```
unix> rc < script file name &
```

■ If RTL Compiler is already running, use the include or source command followed by the names of the scripts:

```
rc:/> include script_file1 script_file2 ...
or:
rc:/> source script file1 script file2 ...
```

For a sample script file, see "Simple Synthesis Template" on page 287.

For information on using interactive GUI commands so that you can write your own scripts to interact with the GUI and to add features that are not part of the normal installation, see <u>GUI Guide for Encounter RTL Compiler</u> for detailed information.

**Loading Files** 

# Reading HDL Files

## **Loading HDL Files**

HDL files contain design information, such as structural code or RTL implementations. Use the read\_hdl command to read HDL files into RTL Compiler. When you issue a read\_hdl command, RTL Compiler reads the files and performs syntax checks.

Read one or more Verilog files in the order given into memory using the following command:

If the design is described by multiple HDL files, you can read them in using the following methods:

■ List the filenames of all the HDL files and use the read\_hdl command once to read the files simultaneously. For example:

```
rc:/> read_hdl top.v block1.v block2.v

Or
rc:/> set file_list {top.v block1.v block2.v}
rc:/> read hdl $file list
```

**Note:** The host directory where the HDL files are searched for is specified using the hdl search path root attribute.

See Specifying HDL Search Paths on page 95 for more information.

The following command reads two VHDL files into a library you defined:

```
rc:/> read hdl -vhdl -library my lib {example1.vhd example2.vhd}
```

■ Use the read\_hdl command multiple times to read the files sequentially. For example:

```
rc:/> read_hdl top.v
rc:/> read_hdl {block1.v block2.v}

Or
rc:/> read_hdl top.v
rc:/> read_hdl block1.v
rc:/> read_hdl block2.v
```

Loading Files

If multiple files of a design are located at different locations in the UNIX file system, use the <a href="https://hdl\_search\_path">hdl\_search\_path</a> attribute to make the TCL scripting more concise. See <a href="Specifying HDL Search Paths">Specifying HDL Search Paths</a> on page 95 for an example.

- Use the -v1995 option to specify the Verilog IEEE Std 1364-1995 compliance (default). However, when specifying the -v1995 option, the read\_hdl command honors the signed keyword that was added to the Verilog syntax by IEEE Std 1364-2001. This lets you declare a signal as signed to infer signed operators.
- Use the -v2001 option to specify Verilog IEEE Std1364-2001 compliance. However, if the only v2001 construct you have in the RTL code is the signed keyword, you can use the -v1995 option, which supports this keyword.
- Use the -vhdl option to specify the VHDL mode, and to read VHDL files where the format is specified by the <a href="https://hdl\_read\_version">hdl\_vhdl\_read\_version</a> attribute, whose default value is 1993. Read in VHDL designs that are modeled using either the 1987 or the 1993 version, but do not read in a design that has a mixture of these two versions. In other words, use the same version of VHDL when reading in VHDL files.
- Use the -sv option to specify the SystemVerilog 3.1 mode.
- Use the -library option only with the -vhdl option to specify the VHDL library.
- Use the -netlist option to read structural Verilog 1995 files.

In the following example, the -v1995 option is ignored. Both rtl.v and struct.v are parsed in the structural mode.

```
read hdl -v1995 rtl.v -netlist struct.v
```

Follow these guidelines when reading HDL files:

- Read files containing macro definitions before the macros are used.
- Using the -v1995, -v2001, -sv, and -vhdl options with the read\_hdl command will override the setting of the hdl language attribute.
- Follow the read\_hdl command with the elaborate command before using constraint or optimization commands.
- Read in a compressed gzip file. For example:

```
read hdl sample.vhdl.gz.
```

RTL Compiler detects the .qz file suffix and automatically unzips the input file.

Loading Files

## **Specifying the HDL Language Mode**

> Specify the default language version to read HDL designs using the following attribute:

```
\verb"rc:/> set_attribute $ \underline{\texttt{hdl}\_language} $ \{ \texttt{v1995} \ | \ \texttt{v2001} \ | \ \texttt{sv} \ | \ \texttt{vhdl} \}
```

Default: v1995

This attribute ensures that only HDL files that conform to the appropriate version are parsed successfully.

**Note:** Using the -v1995, -v2001, and -vhdl options with the read\_hdl command will override the setting of the hdl language attribute.

By default, RTL Compiler reads Verilog, not VHDL. When reading in Verilog, by default RTL Compiler reads Verilog-1995, not Verilog-2001. When reading VHDL, by default RTL Compiler reads VHDL-1993, not VHDL-1987.

Table 4-1 lists the language modes and the various ways you can use the commands and attributes to set these modes.

Table 4-1 Specifying the Language Mode

Language Mode	Command
Verilog-1995	read_hdl -v1995 design.v
	or
	set_attr hdl_language v1995
	read_hdl -v1995 design.v
Verilog-2001	read_hdl -v2001 design.v
	or
	set_attr hdl_language v2001
	read_hdl design.v
SystemVerilog	read_hdl -sv design.v
	or
	set_attr hdl_language sv
	read_hdl design.v

# Using Encounter RTL Compiler Loading Files

Language Mode	Command
VHDL-1987	set_attr hdl_vhdl_read_version 1987
	read_hdl -vhdl design.vhd
	or
	set_attr hdl_vhdl_read_version 1987
	set_attr hdl_language vhdl
	read_hdl design.vhd
VHDL-1993	set_attr hdl_vhdl_read_version 1993
	read_hdl -vhdl design.vhd
	or
	set_attr hdl_vhdl_read_version 1993
	set_attr hdl_language vhdl
	read_hdl design.vhd

**Loading Files** 

## **Specifying HDL Search Paths**

HDL files may not be located in the current working directory. Use the hdl\_search\_path attribute to tell RTL Compiler where to look for HDL files. This attribute carries a list of UNIX directories. Whenever a file specified with the read\_hdl command or an `include file specified in the Verilog code is needed, RTL Compiler goes to these directories to look for it.

➤ Specify a list of UNIX directories where RTL Compiler should search for files specified with the read\_hdl command. For example, the following commands specifies the search path and reads in the top.v and sub.v files from the appropriate location:

```
rc:/> set_attr hdl_search_path {../location_of_top ../location_of_sub}
rc:/> read_hdl top.v sub.v

Default: set attr hdl search path . /
```

If this attribute carries multiple UNIX directories, the way RTL Compiler searches for HDL files is similar to the search path mechanism in UNIX. Searching for a file follows the order of the directories located in the hdl\_search\_path attribute. The search stops as soon a file is found without trying to explore whether there is another file of the same name located at some other directory specified by the hdl\_search\_path attribute. In other words, if multiple candidates exist, the one found first is chosen.

For example, assume the design consists of the following three files:

```
./top.v
/home/export/my_username/my_project/latest_ver/block1.v
/home/export/my_username/my_project/latest_ver/block2/block2.v
and top.v needs the following `include file:
'include "def.h"
```

### that is located at the following location:

```
/home/export/my_username/my_project/latest_ver/header/def.h
```

## Use the following commands to manage the TCL scripting:

```
set rtl_dir /home/export/my_username/my_project/latest_ver
set_attr hdl_search_path {. $rtl_dir/header $rtl_dir/block1 $rtl_dir/block2} /
set file_list {top.v block1.v block2.v}
read_hdl $file_list
```

- If a Verilog subprogram is annotated by a map\_to\_module pragma, which maps it to a module defined in VHDL or a cell defined in a library, the name-based mapping is case-sensitive, and can be affected by the value of the hdl vhdl case attribute.
- If a VHDL subprogram is annotated by a map\_to\_module pragma, which maps it to a module defined in Verilog or a cell that is defined in a library, the name-based mapping is case-insensitive.

Loading Files

# **Reading Verilog Files**

## **Defining Verilog Macros**

There are two ways to define a Verilog macro:

- Define it using the read\_hdl command
- Define it in the Verilog code

## Defining a Verilog Macro Using the read\_hdl -define Command

➤ Define a Verilog macro using the -define option with the read\_hdl command as follows:

```
rc:/> rc:/> read_hdl -define macro verilog_filenames
```

This is equivalent to having a 'define macro in the Verilog file.

➤ Define the value of a Verilog macro using the -define "macro = value" with the read\_hdl command as follows:

```
rc:/> read_hdl -define "macro = value" verilog_filenames
```

This is equivalent to having a 'define macro in the Verilog file.

When the read\_hdl command uses the -define option, it prepends the equivalent 'define statement to the Verilog file it is loading. For example, you can use one of the following commands:

```
rc:/> read_hdl -define WA=4 -define WB=6 test.v
rc:/> read hdl -define "WA = 4" -define "WB = 6" test.v
```

to read the Verilog file shown in Example 4-1.

## Example 4-1 Defining a Verilog Macro Using the read\_hdl -define Command

```
'define MAX(a, b) ((a) > (b) ? (a) : (b))
module test (y, a, b);
   input ['WA-1:0] a;
   input ['WB-1:0] b;
   output ['MAX('WA, 'WB)-1:0] y;
   assign y = a + b;
endmodule
```

**Loading Files** 

This is equivalent to using the read\_hdl test.v command to read the Verilog file shown in Example 4-2.

## Example 4-2 Verilog File with a `define Macro

```
'define WA 4
'define WB 6
'define MAX(a, b) ((a) > (b) ? (a) : (b))
module test (y, a, b);
   input ['WA-1:0] a;
   input ['WB-1:0] b;
   output ['MAX('WA, 'WB)-1:0] y;
   assign y = a + b;
endmodule
```

# /Important

The order in which you define a Verilog macro is important. Using the <code>-define</code> option cannot change a Verilog macro that is defined in the Verilog file. The definition in the HDL code will override the definition using the <code>read\_hdl</code> command at the command line.

For example, the following command reads the Verilog file shown in Example 4-3:

```
read_hdl -define WIDTH=6 -define WIDTH=8 test.v
```

# Example 4-3 Using the -define Option Cannot Change a Macro Defined in Verilog Code

```
'define WIDTH 4
module test (y, a, b);
   input ['WIDTH-1:0] a, b;
   output ['WIDTH-1:0] y;
   assign y = a + b;
endmodule
```

This is equivalent to using the read\_hdl test.v command to read the Verilog file shown in Example 4-4.

**Loading Files** 

## Example 4-4 Macro Definition in Verilog Code Overrides read\_hdl -define Command

```
'define WIDTH 6
'define WIDTH 8
'define WIDTH 4
module test (y, a, b);
   input ['WIDTH-1:0] a, b;
   output ['WIDTH-1:0] y;
   assign y = a + b;
endmodule
```

In this case, the <code>-define</code> option is overridden and is therefore, ineffective. If a macro is intended to be optionally overridden by the <code>-define</code> option using the <code>read\_hdl</code> command, the Verilog code needs to check the macro's existence before defining it. For example, you can remodel Example 4-4 using the modeling style, shown in Example 4-5.

## Example 4-5 Overriding a Macro Definition in the Verilog Code

```
'ifdef WIDTH // do nothing
'else
'define WIDTH 4
'endif
module test (y, a, b);
    input ['WIDTH-1:0] a, b;
    output ['WIDTH-1:0] y;
    assign y = a + b;
endmodule
```

**Loading Files** 

## Modeling a Macro Using Verilog-2001

Alternatively, using Verilog-2001 you can use the Verilog modeling style shown in Example 4-6.

## Example 4-6 Modeling a Macro Definition Using Verilog-2001

```
'ifndef WIDTH
'define WIDTH 4
'endif
module test (y, a, b);
   input ['WIDTH-1:0] a, b;
   output ['WIDTH-1:0] y;
   assign y = a + b;
endmodule
```

### Reading a Design with Verilog Macros for Multiple HDL Files

If a design is described by multiple HDL files and Verilog macros are used in the design description, then the order of reading these HDL files is important.

When the read\_hdl command is given more than one filename, specify the filenames in a TCL list. The read hdl command loads the files in the specified order in the TCL list.

Define statements are persistent across all the files read in by a single read\_hdl command. If the 'define statements are contained in a separate "header" file, then read that header file first to apply it to all the subsequent Verilog files.

For example, the following command apply the 'define statements in header.h to file1.v, file2.v, and file3.v:

```
rc:/> read_hdl "header.h file1.v file2.v file3.v"
rc:/> read hdl "file4.v"
```

Since file4.v is read with a separate read\_hdl command, the 'define statements in the header.h file are not applied to file4.v.

If multiple read\_hdl commands are used to load the HDL files, then a 'define statement is effective until the last file is read, regardless of whether a Verilog macro is defined in an included header file or in the Verilog file itself. The 'define statement does not cross over to the next read hdl command.

**Loading Files** 

Therefore, the rules are as follows:

- Read files containing macro definitions before the macros are used.
- Read files containing a macro definition and files using the macro definition in the same read hdl command.

For example, the following files are used to show how ordering affects the functionality of a synthesized netlist:

- A one-line test.h file with the 'define FUNC 2 statement
- A test0.v file, as shown in Example 4-7

## Example 4-7 test0.v File

```
'include "test.h"
module tst (y, a, b, c);
   input [3:0] a, b, c;
   output [3:0] y;
   wire [3:0] p;
   blk1 u1 (p, a, b);
   blk2 u2 (y, p, c);
endmodule
```

■ The test1.v file, as shown in Example 4-8.

#### Example 4-8 test1.v File

```
'ifndef FUNC
   'define FUNC 1
'endif
module blk1 (y, a, b);
   input [3:0] a, b;
   output [3:0] y;
   reg [3:0] y;
   always @ (a or b)
        case ('FUNC)
        1: y <= a & b;
        2: y <= a | b;
        3: y <= a ^ b;
   endcase
endmodule</pre>
```

**Loading Files** 

■ The test2.v file, as shown in Example 4-9.

## Example 4-9 test2.v File

```
'ifndef FUNC
   'define FUNC 1
'endif
module blk2 (y, a, b);
   input [3:0] a, b;
   output [3:0] y;
   reg [3:0] y;
   always @ (a or b)
        case ('FUNC)
        1: y <= a & b;
        2: y <= a | b;
        3: y <= a ^ b;
        endcase
endmodule</pre>
```

Using the following sequence of commands, with multiple read hdl commands:

```
rc:/> set_attr library tutorial.lbr
rc:/> set_attr hdl_search_path . /
rc:/> read_hdl test0.v test1.v
rc:/> read_hdl test2.v
rc:/> elaborate
rc:/> write hdl -g
```

If the test1.v file is affected by the macro definition in the test.h file, but the test2.v file is not, then Example 4-10 shows the generated netlist:

**Loading Files** 

# Example 4-10 Generated Netlist for Verilog Macros Using Multiple read\_hdl Commands

```
module blk1 w 4 (y, a, b); // FUNC defined in test.h
    input [3:0] a, b;
    output [3:0] y;
    wire [3:0] a, b;
    3:0 [3:0] y;
    or g1 (y[0], a[0], b[0]);
    or g2 (y[1], a[1], b[1]);
    or g3 (y[2], a[2], b[2]);
    or g4 (y[3], a[3], b[3]);
endmodule
module blk2_w_4 (y, a, b); // FUNC defined by itself
    input [3:0] a, b;
   output [3:0] y;
   wire [3:0] a, b;
   wire [3:0] y;
    and g1 (y[0], a[0], b[0]);
   and g2 (y[1], a[1], b[1]);
    and g3 (y[2], a[2], b[2]);
    and q4 (y[3], a[3], b[3]);
endmodule
module tst (y, a, b, c);
    input [3:0] a, b, c;
   output [3:00] y;
    wire [3:0] p;
    blk1 w 4 u1(.y (p), .a (a), .b (b));
    b1k2 w 4 u2(.y (y), .a (p), .b (c));
endmodule
```

## Using the following sequence of commands, with only one read\_hdl command:

```
rc:/> set_attr library tutorial.lbr
rc:/> set_attr hdl_search_path . /
rc:/> read_hdl test1.v test0.v test2.v
rc:/> elaborate
rc:/> write_hdl -g
```

Loading Files

If the test1.v file is not affected by the macro definition in test.h, but the test2.v file is, then Example 4-11 shows the generated netlist.

### Example 4-11 Generated Netlist for Verilog Macros Using One read\_hdl Command

```
module blk1 w 4(y, a, b); // FUNC defined by itself
    input [3:0] a, b;
    output [3:0] y;
    wire [3:0] a, b;
    wire [3:0] y;
    and g1 (y[0], a[0], b[0]);
    and g2 (y[1], a[1], b[1]);
    and g3 (y[2], a[2], b[2]);
    and g4 (y[3], a[3], b[3]);
endmodule
module blk2 w 4(y, a, b); // FUNC defined in test.h
    input [3:0] a, b;
    output [3:0] y;
   wire [3:0] a, b;
    wire [3:0] y;
    or g1 (y[0], a[0], b[0]);
   or g2 (y[1], a[1], b[1]);
    or g3 (y[2], a[2], b[2]);
    or g4 (y[3], a[3], b[3]);
endmodule
module tst(y, a, b, c);
    input [3:0] a, b, c;
    output [3:0] y;
   wire [3:0] p;
    blk1 w 4 u1(.y (p), .a (a), .b (b));
    b1k2 w 4 u2(.y (y), .a (p), .b (c));
endmodule
```

Loading Files

# Reading VHDL Files

## **Specifying the VHDL Environment**

➤ Change the environment setting using the hdl vhdl environment attribute:

```
rc:/> set_attribute hdl_vhdl_environment {common | synergy}
Default: common.
```

# / Important

Do not change the hdl\_vhdl\_environment attribute after using the read\_hdl command or previously analyzed units will be invalidated.

Follow these guidelines when using a predefined VHDL environment:

- Packages and entities in VHDL are stored in libraries. A package contains a collection of commonly used declarations and subprograms. A package can be compiled and used by more than one design or entity.
- RTL Compiler provides a set of pre-defined packages for VHDL designs that use standard arithmetic packages defined by IEEE, Cadence, or Synopsys. The RTL Compiler-provided version of these pre-defined packages are tagged with special directives that let RTL Compiler implement the arithmetic operators efficiently. Each VHDL environment is associated with a unique set of pre-defined packages.
- In each RTL Compiler session, based on the setting of the VHDL environment (common or synergy) and the VHDL version (1987 or 1993), RTL Compiler pre-loads a set of pre-defined packages from the following directory:

```
$CDN SYNTH ROOT/lib/vhdl/
```

Refer to Table 4-2 for a description of the predefined VHDL environments and to Table 4-3 and Table 4-4 for descriptions of all the predefined libraries for each of the VHDL environments.

See <u>Using Arithmetic Packages From Other Vendors</u> on page 107 for more information.

# Using Encounter RTL Compiler Loading Files

**Table 4-2 Predefined VHDL Environments** 

synergy	Uses the arithmetic packages supported by the CADENCE Synergy synthesis tool.
common	Uses the arithmetic packages supported by the IEEE standards and the arithmetic packages supported by Synopsys' VHDL Compiler. (Default)

**Table 4-3 Predefined VHDL Libraries Synergy Environment** 

Library	Packages
CADENCE	attributes
STD	standard
	textio
SYNERGY	constraints
	signed_arith
	std_logic_misc
IEEE	std_logic_1164
	std_logic_arith
	std_logic_textio

**Table 4-4 Predefined VHDL Libraries Common Environment** 

Library	Packages
CADENCE	attributes
STD	standard
	textio
SYNOPSYS	attributes
	bv_arithmetic

Loading Files

Table 4-4 Predefined VHDL Libraries Common Environment, continued

TEEE	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
IEEE	numeric_bit
	numeric_std
	std_logic_1164
	std_logic_arith
	std_logic_misc
	std_logic_signed
	std_logic_textio
	std_logic_unsigned
	vital_primitives
	vital_timing
	·

## Verifying VHDL Code Compliance with the LRM

➤ To enforce a strict interpretation of the VHDL Language Reference Manual (LRM) to guarantee portability to other VHDL tools, use the following attribute:

```
rc:/> set_attribute hdl_vhdl_lrm_compliance true
Default: false
```

## **Specifying Illegal Characters in VHDL**

If you want to include characters in a name that are illegal in VHDL, add a  $\setminus$  character before and after the name, and add space after the name.

## **Showing the VHDL Logical Libraries**

➤ Show the VHDL logical libraries using the ls /hdl\_libraries/\* command. For example:

```
rc:/> ls /hdl_libraries
```

For detailed information, see Chapter 4, "The RTL Compiler Design Information Hierarchy"

Loading Files

## **Using Arithmetic Packages From Other Vendors**

See <u>Specifying the VHDL Environment</u> on page 104 for a description of the pre-defined packages for VHDL designs that use standard arithmetic packages defined by IEEE, Cadence, or Synopsys.

You can override any pre-loaded package or add you own package to a pre-defined library if your design must use arithmetic packages from a third-party tool-vendor or IP provider.

To use arithmetic packages from other vendors, follow these steps:

1. Set up your VHDL environment and VHDL version using the following attributes:

```
rc:/> set_attribute hdl_vhdl_environment {common | synergy}
rc:/> set attribute hdl vhdl read version { 1993 | 1987 }
```

RTL Compiler automatically loads the pre-defined packages in pre-defined libraries.

2. Analyze third-party packages to override pre-defined packages, if necessary. For example, suppose you have your own package whose name matches one of the IEEE packages, and the package name is std\_logic\_arith. Suppose the VHDL source code of your own package is in a file named my\_std\_logic\_arith.vhdl. You can override this package in the IEEE library using the following command:

```
rc:/> read hdl -vhdl -lib ieee my std logic arith.vhdl
```

Later, if a VHDL design file contains a reference to this package as follows:

```
library ieee;
use ieee.std logic arith.all;
```

RTL Compiler uses the user-defined ieee.std\_logic\_arith package, and never sees the pre-defined ieee.std logic arith package any more.

3. You can analyze additional third-party packages into a pre-defined library. For example, you have a package whose name does not match one of the pre-defined packages, but you want to add it to the pre-defined ieee library. Suppose the package name is my\_extra\_pkg and the VHDL source code of this additional package is in a file named my\_extra\_pkg.vhdl. Add the package into the pre-defined ieee library using he following command:

```
rc:/> read hdl -vhdl -lib ieee my extra pkg.vhdl
```

Later, your VHDL design file can use this package by:

```
library ieee;
use ieee.my_extra_pkg.all;
```

**4.** Read the VHDL files of your design.

**Note:** If an entity refers to a package, read in the package before reading in the entity.

Loading Files

## **Modifying the Case of VHDL Names**

Specify the case of VHDL names stored in the tool using the following attribute:

```
rc:/> set_attribute hdl_vhdl_case { lower | upper | original }
For example:
rc:/> set_attribute hdl_vhdl_case lower
```

The case of VHDL names is only relevant for references by foreign modules. Examples of foreign references are Verilog modules and library cells.

Follow these guidelines when modifying the case of VHDL names:

- lower—Converts all names to lower-case (xpg is stored as xpg).
- upper—Converts all names to upper-case (Xpg is stored as XPG).
- original—Preserves the case used in the declaration of the object (Xpg is stored as Xpg).

Loading Files

## Reading Designs with Mixed Verilog and VHDL Files

See "Reading Designs with Mixed Verilog-2001 and SystemVerilog Files" in HDL Modeling in Encounter RTL Compiler if your design contains a mix of Verilog-2001 and SystemVerilog files.

## Reading in Verilog Modules and VHDL Entities With Same Names

RTL Compiler only supports one module or entity with a given name. Any definition, either a module or entity, overwrites a previous definition. RTL Compiler generates the following Information message whenever the definition of a module or entity is overwritten by a new module or entity with the same name:

```
Info :Replacing previously read module [HPT-76]
:Replacing VHDL module 'test_sub' with Verilog module in file test_sub.v
at line 1
:A module is replaced when a module of the same name and same library is
read again. The HDL module pool cannot have two modules with the same name in the
same library. Since VHDL is case-insensitive, if either of the two modules with
the same names (but in different case) is a VHDL entity, the more recently read
of the modules prevails, for instance:

VHDL 'foo' replaces VHDL 'FOO'

VHDL 'foo' replaces VHDL 'FOO'

Verilog 'foo' replaces VHDL 'FOO'
```

## Using Case Sensitivity in Verilog/VHDL Mixed-Language Designs

RTL Compiler supports a mixed-language design description, which means that the files that make up the design can be written in VHDL, Verilog, and System Verilog. Verilog and System Verilog are case-sensitive languages, while VHDL is case-insensitive. Care must be taken when the HDL code refers to an object defined in another language.

Use the following attributes if your design has objects (such as modules, pins, and parameters) that are defined in one language but referenced in a different language:

- ➤ To specify how names defined in VHDL are referenced in Verilog or System Verilog, use the <a href="https://doi.org/10.2016/nd.2016/
  - When the hdl\_vhdl\_case attribute is set to original, a VHDL entity SuB must be instantiated as SuB in a Verilog file. However, if the hdl\_vhdl\_case attribute is set to upper (lower), the entity must be instantiated as SUB (sub).
- ➤ To specify how Verilog or System Verilog instantiations are interpreted, use the <a href="https://hdl.case.sensitive-instances">hdl case sensitive instances</a> root attribute.
  - When set to false, a VHDL entity SUB can be instantiated as sub, SUB, or SuB in a Verilog file. When set to none, it must be instantiated as SUB.

Loading Files

# Reading and Elaborating a Structural Netlist Design

If the entire design is described by a Verilog-1995 structural netlist, use the <u>read\_netlist</u> command to read and elaborate a structural netlist. This command creates a generic netlist that is ready to be synthesized. You do *not* need to use the elaborate command.

The read\_hdl -netlist and the read\_netlist commands support the following attributes in the structural flow:

#### Root attributes:

```
hdl_infer_unresolved_from_logic_abstract
hdl_preserve_dangling_output_nets - only supported by read_hdl -netlist
hdl_search_path
hdl_use_techelt_first
input_pragma_keyword
synthesis_off_command
synthesis_on_command
uniquify_naming_style
```

#### Design attribute:

```
hdl filelist
```

A structural Verilog netlist consists of:

- Instantiations of technology elements, Verilog built-in primitives, or user defined modules
- Concurrent assignment statements
- Simple expressions, such as references to nets, bit selects, part selects of nets, concatenations of nets, and the ~ (unary) operator

If the netlist loaded with a single read\_netlist command has multiple top-level modules, RTL Compiler randomly selects one of them and deletes the remaining top-level modules.

Each time you use the read\_netlist command, a new design object is created in the /designs/... directory of the information hierarchy. As a result, the linking of structural modules that were read using multiple read\_netlist commands did not happen explicitly because the modules resided under multiple design objects.

**Note:** To specify a top-level module, which should be preserved as a design object, use the -top modulename option with the read netlist command.

**Loading Files** 

## Reading a Partially Structural Design

If parts of the input design is in the form of a structural netlist, then the design is a partially structural design. You can read and elaborate partially structural files provided the structural part of the input design is in the form of structural Verilog-1995 constructs and is contained in files separate from the non-structural (RTL) input.

Example 4-12 shows a typical read and elaborate session for a partially structural design.

- read hdl -netlist is used to load the structural input files
- read hdl without the -netlist option is used to load RTL files

After using the read\_hdl command these modules are visible in the design hierarchy in the T directory as hdl\_architecture object types, such as regular RTL input modules. You can then use these paths to get and set attributes on the architecture objects for the structural modules before using the elaborate command.

After the partially structural design has been read using one or more read\_hdl and read\_hdl -netlist commands, use the elaborate command to elaborate the top modules (including those that may be among the structural input), which will represent them as separate design objects in the /designs directory. If you want to elaborate a specific module or set of modules (whether RTL or structural) as the top module(s), then specify this list of modules as an argument to the elaborate command.

Even though you can read structural files using the read\_hdl command without the -netlist option, using the -netlist option lets you read structural files much more efficiently that results in less runtime and memory than using the read\_hdl command without the -netlist option. This efficiency in runtime and memory also applies when you elaborate a structural module that has been read using the read hdl -netlist command

## **Example 4-12 Reading a Partially Structural Design**

```
## Commands for reading a technology library, and so on.
...
## Commands for reading RTL and structural input.
read_hdl rtl1.v rtl2.v
read_hdl -vhdl rtl3.vhdl rtl4.vhdl
read_hdl -netlist struct1.v struct2.v struct3.v
read_hdl rtl5.v ...
read_hdl -netlist struct4.v ...
...
## Command for getting/setting attributes on hdl_architecture objects
## (including the structural modules read in) under hdl_libraries vdir.
...
## Commands for elaboration
elaborate <optional list of top modules RTL/structural/both>
## Commands for optimization and so on.
read_sdc
...
techmap
```

**Loading Files** 

# **Keeping Track of Loaded HDL Files**

➤ Use the <a href="https://hdl.gitelist.com/hdl.gitelist">hdl.gitelist</a> attribute to keep track of the HDL files that have been read into RTL Compiler. Each time you use the <a href="mainto:read\_hdl.gom/mand">read\_hdl.gom/mand</a> to read in an HDL file, the library, filename, and language format are appended to this attribute in a TCL list.

If you use the hdl\_filelist attribute is a root attribute if you use it before elaboration. After elaboration this attribute is attached to the design. For example:

```
rc> read_hdl -v2001 top.v
rc> get_attr hdl_filelist
{default -v2001 {top.v}} {mylib -vhdl {sub.vhdl}}
rc> read_hdl -vhdl -lib mylib sub.vhdl
rc> get_attr hdl_filelist
{default -v2001 {top.v}} {mylib -vhdl {sub.vhdl}}
rc> elaborate
rc> get_attr hdl_filelist /designs/top
{default -v2001 {top.v}} {mylib -vhdl {sub.vhdl}}
```

# Importing the Floorplan

Import the floorplan through the DEF file. DEF files are ASCII files that contain information that represent the design at any point during the layout process. DEF files can pass both logical information to and physical information from place-and-route tools.

- Logical information includes internal connectivity (represented by a netlist), grouping information, and physical constraints.
- Physical information includes the floorplan, placement locations and orientations, and routing geometry data.

RTL Compiler supports DEF 5.3 and above. Refer to the *LEF/DEF Language Reference* for more information on DEF files.

In RTL Compiler, the most common use for the DEF file will be to specify the floorplan and placement information. To import a DEF file, use the <u>read\_def</u> command.

```
rc:/> read def tutorial.def
```

5


# **Elaborating the Design**

- Overview on page 114
- Tasks on page 115
  - ☐ Performing Elaboration on page 115
  - Specifying Top-Level Parameters or Generic Values on page 116
  - □ Specifying HDL Library Search Paths on page 118
  - □ Elaborating a Specified Module or Entity on page 118
  - □ Naming Individual Bits of Array and Record Ports and Registers on page 118
  - □ Naming Parameterized Modules on page 130
  - □ Keeping Track of the RTL Source Code on page 133
  - Grouping an Extra Level of Design Hierarchy on page 134

Elaborating the Design

## **Overview**

Elaboration involves various design checking and optimizations and is a necessary step to proceed with synthesis. This chapter describes elaboration in detail.



Elaborating the Design

## **Tasks**

- Performing Elaboration on page 115
- Specifying Top-Level Parameters or Generic Values on page 116
- Specifying HDL Library Search Paths on page 118
- Elaborating a Specified Module or Entity on page 118
- Naming Individual Bits of Array and Record Ports and Registers on page 118
- Naming Parameterized Modules on page 130
- Keeping Track of the RTL Source Code on page 133
- Grouping an Extra Level of Design Hierarchy on page 134

## **Performing Elaboration**

The elaborate command automatically elaborates the top-level design and all of its references. During elaboration, RTL Compiler performs the following tasks:

- Builds data structures
- Infers registers in the design
- Performs higher-level HDL optimization, such as dead code removal
- Checks semantics

**Note:** If there are any gate-level netlists read in with the RTL files, RTL Compiler automatically links the cells to their references in the technology library during elaboration. You do not have to issue an additional command for linking.

At the end of elaboration, RTL Compiler displays any unresolved references (immediately after the key words Done elaborating):

```
Done elaborating '<top_level_module_name>'.

Cannot resolve reference to <ref01>

Cannot resolve reference to <ref02>

Cannot resolve reference to <ref03>
```

After elaboration, RTL Compiler has an internally created data structure for the whole design so you can apply constraints and perform other operations.

Elaborating the Design

## **Specifying Top-Level Parameters or Generic Values**

### **Performing Elaboration with no Parameters**

1. Load all Verilog files with the read hdl command.

For information on the read hdl command, see Loading HDL Files on page 91.

2. Type the following command to start elaboration with no parameters:

```
rc:/> elaborate toplevel_module
```

## **Performing Elaboration with Parameters**

You can overwrite existing design parameters during elaboration. For example, the following module has the width parameter set to 8:

```
module alu(aluout, zero, opcode, data, accum, clock, ena, reset);
  parameter width=8;
  input clock, ina, reset;
  input [width-1.0] data, accum;
  input [2:0] opcode;
  output [width-1.0] aluout;
  output zero;
```

You can change it to 16 by issuing the following command:

```
rc:/> elaborate alu -parameters 16
```

The alu out will be built as a 16-bit port.

# /Important

If there are multiple parameters in your Verilog code, you must specify the value of each one in the order that they appear in the code. Do not skip any parameters or you risk setting one to the wrong value.

The following example sets the value of the first parameter to 16, the second to 8, and the third to 32.

```
rc:/> elaborate design1 -parameters {16 8 32}
```

Elaborating the Design

## **Overriding Top-Level Parrameter or Generic Values**

While automatic elaboration works for designs that are instantiated in a higher level design, some applications require an override of the default parameter or generic values directly from the elaborate command, as in elaborating top-level modules or entities with different parameters or generic values.

➤ Override the default parameter values using the -parameters option with the elaborate command, as shown in Example 5-1. This option specifies the values to use for the indicated parameters.

### **Example 5-1 Overriding the Default Top-Level Parameter Values**

```
//Synthesizing the design TOP with parameter values L=3 and R=2:
elaborate TOP -parameters {3 2}
//yields the following output:
Setting attribute of root /: 'hdl_parameter_naming_style' = _%s%d
Setting attribute of root /: 'library' = tutorial.lbr
Elaborating top-level block 'TOP_L3_R2' from file 'ex11.v'.
Done elaborating 'TOP L3 R2'
```

➤ Override top-level parameter values using the -parameters option with the elaborate command using named associations as follows:

```
elaborate -parameters { {name1 value1} {name2 value2} ...} [module...]
```

The default top-level module is built. If fewer parameters are specified than exist in the design, then the default values of the missing parameters will be used in building the design. If more parameters are specified than exist in the design, then the extra parameters are ignored.

➤ Synthesize the ADD design with the parameter or generic values L=0 and R=7 using the following command:

```
elaborate ADD -parameters {{L 0} {R 7}}
```

➤ To synthesize all bit widths for the adder ADD from 1 through 16, use:

```
foreach i {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} {
eval elaborate ADD -parameters "{{L 0} {R [expr $i]}}"
```

Elaborating the Design

## Specifying HDL Library Search Paths

Specify a list of UNIX directories where RTL Compiler should search for files for unresolved modules or entities when using the <a href="mailto:elaborate">elaborate</a> command. For example, the following commands specifies the search path and reads in the top. v file, which has an instance of module sub, but the top. v file does not contain a description of module sub:

```
set_attr hdl_search_path {../location_of_top}
read_hdl top.v
set_attribute library tutorial.lbr
elaborate -libpath ../mylibs -libpath /home/verilog/libs -libext ".h"
-libext ".v"

The latter command is equivalent to the following:
elaborate -libpath { ../mylibs /home/verilog/libs } -libext { ".h" ".v" }
```

The elaborate command looks for the top.v file in the directories specified through the hdl\_search\_path attribute. After top.v is parsed, the elaborate command looks for undefined modules, such as sub, in the directories specified through the -libpath option. First, the tool looks for a file that corresponds to the name of the module appended by the first specified file extension (sub.h). Next, it looks for a file that corresponds to the name of the module appended by the next specified file extension (sub.v), and so on.

## **Elaborating a Specified Module or Entity**

➤ Generate a generic netlist for a specific Verilog module and all its sub-modules, or a VHDL entity and all its components using the elaborate command as follows:

```
elaborate des_top
```

## Naming Individual Bits of Array and Record Ports and Registers

Use the following attributes to control the instance names of sequential elements (flip-flops and latches) that represent individual bits of an array or a VHDL record. They also control bit-blasted port names of an input/output port that is an array or a VHDL record.

- hdl array naming style
- hdl record naming style
- hdl reg naming style

See Examples on page 121 for information on how to use these attributes.

➤ Use the hdl\_array\_naming\_style attribute to control how an index of an array is appended to an instance or port name.

Elaborating the Design

Default: %s\[%d\]

The hdl\_array\_naming\_style attribute expects a string that contains zero or one %s followed by one %d. For example, this attribute's value can be something such as: \_%d, %d , \[%d\], %s %d, %s %d , %s\[%d\], and so on.

The following rules assume an array of multiple dimension. A one-dimensional array is a degenerated case of a multi-dimension array.

- If there is no %s in this string, RTL Compiler follows these rules when using this attribute:
  - A suffix is generated for each dimension, according to the format specified in this string.
  - ☐ The %d represents an index of a certain dimension.
  - All pieces of the suffix are concatenated, from the highest dimension to the lowest dimension, to form a combined suffix.
- If there is a %s in this string, RTL Compiler follows these rules when using this attribute:
  - ☐ The %s represents the \*growing\* combined suffix, formed in the way described below.
  - ☐ The %d represents an index of a certain dimension.
  - ☐ The combined suffix starts as a null string. From the highest dimension to the lowest dimension, each dimension is incorporated into the growing suffix, according to the format specified in this string.

In either case, the combined suffix is later appended to the base name to form the instance name. The base name refers to the signal name seen in the RTL statement that declares this array.

➤ Use the hdl\_record\_naming\_style attribute to control how a field of a VHDL record is appended to an instance or port name.

*Default*: %s\[%s\]

The hdl\_record\_naming\_style attribute expects a string that contains one or two s. For example, its value can be something such as: \_s.\_, \_s.\_, \[s.\_, s.\_, \[s.\_, \[s.\_

For naming purposes, a record is like an array whose indices are textual, not numerical. The following rules assume a multi-layer record, meaning a record of record of record, and so on. The usual record is a degenerated case of a multi-layer record.

■ If there is only one %s specified in the attribute string, RTL Compiler follows these rules when using this attribute:

# Using Encounter RTL Compiler Elaborating the Design

	A suffix is generated for each layer of record, according to the format specified in this string.
	The %s represents a field of a certain layer of record.
	All pieces of suffix are concatenated, from the outmost layer to the innermost layer, to form a combined suffix.
	ere are two %s specified in this attribute string, RTL Compiler follows these rules en using this attribute:
	The first $\$\mathtt{s}$ represents the *growing* combined suffix, formed in the way described below.
	The second %s represents a field of a certain layer of record.
	The combined suffix starts as a null string. From the outmost layer to the innermost layer, each layer is incorporated into the growing suffix, according to the format specified in this string.
inst	either case, the combined suffix is later appended to the base name to form the ance name. The base name refers to the signal name seen in the RTL statement that lares this record.
	e the hdl_reg_naming_style attribute to control how to compose the instance or t name based on the:
	Signal name declared in the RTL code
	Combined suffix from its array/record indices/field, if any.
Def	fault: %s_reg%s
	hdl_reg_naming_style attribute expects a string that contains one or two %s. attribute value is usually set to either _reg%s or %s_reg%s.
forn	following rules treat a record as an array with textual indices. A combined suffix is ned based on formats specified by the hdl_array_naming_style attribute and hdl_record_naming_style attribute.
	ere is only one %s specified in the attribute string, RTL Compiler follows these rules en using this attribute:
	The only %s represents the combined suffix.
	The combined suffix is appended to the base name to form the instance/port name, according to the format specified in this string.

Elaborating the Design

		There is no way to add a prefix to the instance or port name. The prefix is always a null string. An instance or port name is always started with the base name.	
If there are two $\$\mathtt{s}$ in this string, RTL Compiler follows these rules when using this attribute:			
		The first %s represents the base name.	
		The second %s represents the combined suffix.	
		The instance or port name is assembled from the base name plus the combined suffix, according to the format specified in this string.	

# $\Box$ There can be a prefix before the base name, such as before the first \$s.

## **Examples**

The following shows how to use these attributes, assuming you have the RTL shown in Example 5-2.

Elaborating the Design

## Example 5-2 Verilog RTL

```
module tst (clk, in, out);
    input clk, in;
    output out;
    reg a;
    reg b[3:2];
    reg c[5:4][3:2];
    reg [1:0] d;
    reg [1:0] e[3:2];
    reg [1:0] f[5:4][3:2];
    integer i, j, k;
    always @ (posedge clk)
    begin
                                 a <= in;
        for (i=2 ; i<=3 ; i=i+1)</pre>
                                 b[i] <= in;
        for (i=4 ; i<=5 ; i=i+1)
        for (j=2 ; j \le 3 ; j=j+1)
                                 c[i][j] <= in;
        for (i=0 ; i<=1 ; i=i+1)</pre>
                                 d[i] <= in;
        for (i=2; i<=3; i=i+1)
        for (j=0 ; j<=1 ; j=j+1)
                                 e[i][j] <= in;
        for (i=4; i<=5; i=i+1)
        for (j=2 ; j \le 3 ; j=j+1)
        for (k=0 ; k<=1 ; k=k+1)
                                 f[i][j][k] <= in;
    end
    assign out = a & b[2] & b[3] & d[0] & d[1] &
        c[5][3] & c[5][2] & c[4][3] & c[4][2] &
        e[3][1] & e[3][0] & e[2][1] & e[2][0] &
        f[5][3][1] & f[5][3][0] & f[5][2][1] & f[5][2][0] &
        f[4][3][1] & f[4][3][0] & f[4][2][1] & f[4][2][0];
endmodule
```

## If you set the following attributes:

```
set_attr hdl_array_naming_style "_%d_"
set_attr hdl_reg_naming_style "_reg%s"
```

## Elaborating the Design

#### or

```
set_attr hdl_array_naming_style "%s_%d_"
set attr hdl reg naming style "%s reg%s"
```

### The register instance names in the netlist are as follows:

a_reg		f_reg_4_	_2_	_0_
b_reg_2_	d_reg_0_	f_reg_4_	_2_	_1_
b_reg_3_	d_reg_1_	f_reg_4_	_3	_0_
c_reg_42_	e_reg_20_	f_reg_4_	_3	_1_
c_reg_43_	e_reg_21_	f_reg_5_	_2_	_0_
c_reg_52_	e_reg_30_	f_reg_5_	_2_	_1_
c_reg_53_	e_reg_31_	f_reg_5_	_3	_0_
		f_reg_5_	_3	_1_

## If you set the following attributes:

```
set_attr hdl_array_naming_style "_%d"
set_attr hdl_reg_naming_style "_reg%s

Or
set_attr hdl_array_naming_style "%s_%d"
set attr hdl reg naming style "%s reg%s"
```

#### The register instance names in the netlist are as follows:

```
f reg 4 2 0
a reg
b_reg_2_
           d_reg_0_
                           f_reg_4_2_1_
            d_reg_1_
b_reg_3_
                          f_reg_4_3_0_
c_reg_4_2_ e_reg_2_0_
                          f reg 4 3 1
c_reg_4_3_ e_reg_2_1_
                          f_reg_5_2_0_
c_reg_5_2_ e_reg_3_0_
                          f_reg_5_2_1_
c_reg_5_3_ e_reg_3_1_
                           f_reg_5_3_0_
                           f reg 5 3
```

## If you set the following attributes:

```
set_attr hdl_array_naming_style "\[%d\]"
set_attr hdl_reg_naming_style "_reg%s"

Or

set_attr hdl_array_naming_style "%s\[%d\]"; # default
set attr hdl reg naming style "%s reg%s";# default
```

Elaborating the Design

## The register instance names in the netlist are as follows:

```
a reg
                           \f reg[4][2][0]
                           \f reg[4][2][1]
reg[2]
             t reg[0]
             † reg[1]
                           \f reg[4][3][0]
reg[3]
\c reg[4][2] reg[2][0]
                           \f reg[4][3][1]
\c reg[4][3] reg[2][1]
                           \f reg[5][2][0]
\c reg[5][2] reg[3][0]
                           \f reg[5][2][1]
\c reg[5][3] reg[3][1]
                           \f reg[5][3][0]
                           \f reg[5][3][1]
```

## If you set the following attributes:

```
set_attr hdl_array_naming_style "A_%s<%d>"
set attr hdl reg naming style "L %s ReG%s"
```

### The register instance names in the netlist are as follows:

```
L_a_ReG \L_f_ReGA_A_A_<4><2><0>\L_b_ReGA_<2> \L_d_ReGA_<0> \L_f_ReGA_A_A_A<4><2><1>\L_b_ReGA_<3> \L_d_ReGA_<1> \L_f_ReGA_A_A_A<4><3><0>\L_c_ReGA_A_A_A<4><2> \L_e_ReGA_A_A<2><0> \L_f_ReGA_A_A_A<4><3><1>\L_c_ReGA_A_A<4><3> \L_e_ReGA_A_A<2><1> \L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><0>\L_f_ReGA_A_A_A<5><2><1>\L_f_ReGA_A_A_A<5><2><1>\L_f_ReGA_A_A_A<5><2><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5><3><1>\L_f_ReGA_A_A_A<5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A<5<3><1>\L_f_ReGA_A_A_A<5<3><1>\L_f_ReGA_A_A_A<5<3><1>\L_f_ReGA_A_A_A<5<3><1>\L_f_ReGA_A_A_A<5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_A_5<3><1>\L_f_ReGA_A_A_5<3><1>\L_f_ReGA_A_A_5<3><1>\L_f_ReGA_A_A_5<3><1>\L_f_ReGA_A_A_5<3><1>\
```

## **VHDL Example**

If you have the following RTL as shown in Example 5-3:

Elaborating the Design

### **Example 5-3 VHDL RTL**

```
package p is
                type type a is array (1 to 2) of bit;
                type type r is record j1, j2 : bit;
                                                         end record;
                type type aa is array (3 to 4) of type a;
                type type rr is record k3, k4 : type r;
                                                          end record;
                type type ar is array (3 to 4) of type r;
                type type ra is record m3, m4 : type a;
                                                         end record;
                type type ara is array (5 to 6) of type ra;
                type type rar is record n5, n6 : type ar; end record;
end;
use work.p.all;
entity tst is
    port ( u : out type a;  a : in type a;
           v : out type r; b : in type r;
           w : out type aa; c : in type aa;
           x : out type rr; d : in type rr;
            y : out type ara; e : in type ara;
            z : out type rar; f : in type rar;
            clk : in bit
                                                    );
end;
architecture rtl of tst is
begin
    process (clk)
    begin
        if (clk = '1' and clk'event) then
                u <= a;
                v <= b;
                w <= c;
                x <= d;
                y <= e;
                z <= f;
        end if;
    end process;
end rtl;
```

Elaborating the Design

### If you set the following attributes:

```
set_attr hdl_array_naming_style "_%d_"
set_attr hdl_record_naming_style "_%s_"
set_attr hdl_reg_naming_style "_reg%s"

Of

set_attr hdl_array_naming_style "%s_%d_"
set_attr hdl_record_naming_style "%s_%s_"
set attr hdl reg_naming_style "%s reg%s"
```

### The register instance names in the netlist are as follows:

```
u reg_1_
       v reg j1
        v_reg_j2_
u_reg_2_
w_reg_3__1_
           y_reg_5__m3__1_
                         z_reg_n5__3__j1_
w_reg_3__2_
            y_reg_5__m3__2
                          z_reg_n5__3__j2_
w_reg_4__1_
                          z reg n5 4 j1
           y_reg_5__m4__1_
w_reg_4__2_
           y_reg_5__m4__2_
                          z_reg_n5__4__j2_
x reg_k3__j1_
                          z_reg_n6__3__j1
            y_reg_6__m3__1_
z reg n6 3 j2
x reg k4 j1
           y_reg_6__m4__1_
                          z reg n6 4 j1
z_reg_n6__4__j2_
```

```
input clk;
                  input d k3 j1;
                                        input f n5 3 j1;
input [1:2] a;
                  input d k3 j2;
                                        input f n5 3 j2;
                                        input f n5__4_j1_;
input b j1 ;
                  input d k4 j1;
input b j2 ;
                  input d k4 j2;
                                        input f n5 4 j2;
input [1:2] c 3;
                 input [1:2] e 5 m3;
                                        input f n6 3 j1;
input [1:2] c 4;
                  input [1:2] e 5 m4;
                                        input f n6 3 j2;
                  input [1:2] e 6 m3;
                                        input f n6 4 j1;
                  input [1:2] e 6 m4;
                                        input f_n6__4__j2_;
                  output x_k3__j1_;
output [1:2] u;
                                        output z_n5__3__j1_;
output v j1 ;
                  output x k3 j2;
                                        output z n5 3 j2;
output v j2 ;
                  output x k4 j1;
                                        output z_n5__4__j1_;
output [1:2] w 3; output x k4 j2;
                                        output z_n5__4__j2_;
output [1:2] w 4_; output [1:2] y_5_m3_; output z_n6__3_j1_;
                  output [1:2] y 5 m4; output z n6 3 j2;
                  output [1:2] y_6_m3_; output z_n6_4_j1_;
                  output [1:2] y 6 m4; output z n6 4 j2;
```

Elaborating the Design

### If you set the following attributes:

```
set_attr hdl_array_naming_style "_%d"
set_attr hdl_record_naming_style "_%s"
set_attr hdl_reg_naming_style "_reg%s"

Or
set_attr hdl_array_naming_style "%s_%d"
set_attr hdl_record_naming_style "%s_%s"
set attr hdl reg_naming_style "%s_reg%s"
```

### The register instance names in the netlist are as follows:

```
input clk;
                   input d k3 j1;
                                          input f n5 3 j1;
input [1:2] a;
                   input d k3 j2;
                                          input f n5 3 j2;
input b j1;
                   input d_k4_j1;
                                          input f n5 4 j1;
input b j2;
                   input d k4 j2;
                                          input f n5 4 j2;
input [1:2] c 3;
                   input [1:2] e 5 m3;
                                        input f n6 3 j1;
input [1:2] c 4;
                    input [1:2] e 5 m4;
                                        input f n6 3 j2;
                    input [1:2] e 6 m3;
                                        input f n6 4 j1;
                    input [1:2] e 6 m4;
                                         input f n6 4 j2;
                   output x k3 j1;
output [1:2] u;
                                          output z n5 3 j1;
output v j1;
                   output x k3 j2;
                                         output z n5 3 j2;
output v j2;
                   output x k4 j1;
                                         output z n5 4 j1;
output [1:2] w 3;
                   output x k4 j2;
                                         output z n5 4 j2;
output [1:2] w 4;
                   output [1:2] y 5 m3; output z n6 3 j1;
                    output [1:2] y 5 m4; output z n6 3 j2;
                    output [1:2] y_6_m3; output z_n6_4_j1;
                    output [1:2] y 6 m4; output z n6 4 j2;
```

Elaborating the Design

### If you set the following attributes:

```
set_attr hdl_array_naming_style "\[%d\]"
set_attr hdl_record_naming_style "\[%s\]"
set_attr hdl_reg_naming_style "_reg%s"

Or
set_attr hdl_array_naming_style "%s\[%d\]";#default
set_attr hdl_record_naming_style "%s\[%s\]";#default
set attr hdl reg_naming_style "%s reg%s";#default
```

### The register instance names in the netlist are as follows:

```
u reg[1]
            \v reg[j1]
u reg[2]
            \v reg[j2]
\w reg[3][1]
                   \y reg[5][m3][1]
                                        \z reg[n5][3][j1]
                                        \z reg[n5][3][j2]
\w reg[3][2]
                   \y reg[5][m3][2]
\w reg[4][1]
                   \y reg[5][m4][1]
                                        \z reg[n5][4][j1]
\w reg[4][2]
                  \y reg[5][m4][2]
                                        \z reg[n5][4][j2]
\x reg[k3][j1]
                  \y reg[6][m3][1]
                                        \z reg[n6][3][j1]
\x reg[k3][j2]
                  \y reg[6][m3][2]
                                        \z reg[n6][3][j2]
\x reg[k4][j1]
                  \y reg[6][m4][1]
                                        \z reg[n6][4][j1]
\x reg[k4][j2]
                                        \z reg[n6][4][j2]
                   \y reg[6][m4][2]
```

```
input clk;
                    input [k3][j1];
                                             input \f[n5][3][j1];
input [1:2] a;
                    input [k3][j2];
                                             input \f[n5][3][j2];
input [j1];
                    input [k4][j1];
                                             input \f[n5][3][j1];
input [j2];
                    input [k4][j2];
                                             input \f[n5][3][j2];
input [1:2] \c[3]; input [1:2] [5][m3];
                                             input \f[n6][3][j1];
input [1:2] \c[4];
                    input [1:2] [5] [m4];
                                             input \f[n6][3][j2];
                    input [1:2] [6][m3];
                                             input \f[n6][3][j1];
                    input [1:2] [6][m4];
                                             input \f[n6][3][j2];
output [1:2] u;
                    output \x[k3][j1];
                                             output \z[n5][3][j1];
output \v[j1];
                    output \x[k3][j2];
                                             output \z[n5][3][j2];
output \v[j2];
                    output \x[k4][j1];
                                             output \z[n5][3][j1];
output [1:2] \w[3]; output \x[k4][j2];
                                             output \z[n5][3][j2];
output [1:2] \w[4]; output [1:2] \y[5][m3]; output \z[n6][3][j1];
                    output [1:2] \y[5][m4]; output \z[n6][3][j2];
                    output [1:2] \y[6][m3]; output \z[n6][3][j1];
                    output [1:2] \y[6][m4]; output \z[n6][3][j2];
```

Elaborating the Design

### If you set the following attributes:

```
set_attr hdl_array_naming_style "A_%s<%d>"
set_attr hdl_record_naming_style "B_%s<%s>"
set attr hdl reg naming style "L %s ReG%s"
```

### The register instance names in the netlist are as follows:

```
\L_u_ReGA_<1> \L_v_ReGB_<j1>
\L_u_ReGA_<2> \L_v_ReGB_<j2>
\L_w_ReGA_A_<3><1> \L_y_ReGA_B_A_<5><m3><1> \L_z_ReGB_A_B_<m5><3><j1>
\L_w_ReGA_A_<3><2> \L_y_ReGA_B_A_<5><m3><2> \L_z_ReGB_A_B_A_B_<m5><3><j2>
\L_w_ReGA_A_<4><1> \L_y_ReGA_B_A_<5><m4><1> \L_z_ReGB_A_B_A_B_<m5><3><j2>
\L_w_ReGA_A_<4><1> \L_y_ReGA_B_A_<5><m4><1> \L_z_ReGB_A_B_A_B_<m5><4><j1>
\L_w_ReGA_A_4><2> \L_y_ReGA_B_A_<5><m4><2> \L_z_ReGB_A_B_A_B_<m5><4><j2>
\L_x_ReGB_B_A_B_<m6><3><j2>
\L_x_ReGB_B_A_B_<m6><3><j1>
\L_y_ReGA_B_A_6><m3><1> \L_z_ReGB_A_B_A_B_<m6><3><j1>
\L_x_ReGB_B_A_B_<m6><3><j2>
\L_x_ReGB_B_A_B_<m6><3><j2>
\L_x_ReGB_B_A_B_<m6><3><j2>
\L_x_ReGB_B_A_B_<m6><4><j1>
\L_y_ReGA_B_A_6><m4><1> \L_z_ReGB_A_B_A_B_<m6><4><j1>
\L_z_ReGB_A_B_A_B_<m6><4><j1>
\L_z_ReGB_A_B_A_B_<m6><4><j1>
\L_z_ReGB_A_B_A_B_<m6><4><j1>
\L_z_ReGB_A_B_A_B_<m6><4><j1>
```

```
input \B B d<k3><j1>;
input clk;
                                                   input \B A B f<n5><3><j1>;
input [1:2] a;
                      input \B B d<k3><j2>;
                                                   input \B A B f<n5><3><j2>;
input \B b<j1>;
                      input \B B d<k4><j1>;
                                                   input \B A B f<n5><4><j1>;
input \B b<j2>;
                                                   input \B A B f<n5><4><j2>;
                      input \B B d<k4><j2>;
input [1:2] \A c<3>; input [1:2 \B A e<5><m3>; input \B A B f<n6><3><j1>;
input [1:2] \A c<4>;
                      input [1:2] \B A e<5><m4>; input \B A B f<n6><3><j2>;
                      input [1:2] \B A e<6><m3>; input \B A B f<n6><4><j1>;
                      input [1:2] \B A e<6><m4>; input \B A B f<n6><4><j2>;
                      output \B_B_x<k3><j1>; output \B_A_B_z<n5><3><j1>;
output [1:2] u;
output \B v<j1>;
                      output \B B x<k3><j2>;
                                                 output \B A B z<n5><3><j2>;
output B_v<j2>; output B_B_x<k4><j1>; output B_A_B_z<n5><4><j1>; output [1:2] A_w<3>; output B_B_x<k4><j2>; output B_A_B_z<n5><4><j2>;
output [1:2] \A w<4>; output [1:2] \B A y<5><m3>; output \B A B z<n6><3><j1>;
                       output [1:2] \B A y<5><m4>; output \B A B z<n6><3><j2>;
                      output [1:2] \B A y<6><m3>; output \B A B z<n6><4><j1>;
                       output [1:2] \B A y<6><m4>; output \B A B z<n6><4><j2>;
```

Elaborating the Design

### **Naming Parameterized Modules**

> Specify the format of module names generated for parameterized modules using the <a href="https://hdl.name.naming.style">hdl parameter naming style</a> attribute. For example:

```
set attribute hdl parameter naming style " %s%d"
```

The elaborate command automatically elaborates the design by propagating parameter values specified for instantiation, as shown in Example 5-4. In this Verilog example, the elaborate command builds the modules TOP and BOT, derived from the instance u0 in design TOP. The actual 7 and 0 values of the two L and R parameters provided with the u0 instance override the default values in the module definition for BOT. The final name of the subdesign will be BOT L7 R0.

### **Example 5-4 Automatic Elaboration**

```
module BOT(o);
  parameter L = 1;
  parameter R = 1;
output [L:R] o;
  assign o = 1'b0;
endmodule

module TOP(o);
  output [7:0] o;

BOT #(7,0) u0(o);
endmodule
```

Example 5-5 is a VHDL design that will be used to show how specify different suffix formats using the hdl parameter naming style attribute.

Elaborating the Design

### **Example 5-5 Test VHDL**

```
library ieee;
use ieee.std logic 1164.all;
entity top is
    port (d in : in std logic vector(63 downto 0);
          d out : out std logic vector(63 downto 0));
end top;
architecture rtl of top is
    component core
        generic (param_1st : integer := 7;
                 param 2nd : integer := 4 );
        port ( d in : in std logic vector(63 downto 0);
                d out : out std logic vector(63 downto 0)
);
    end component;
begin
   u1 : core
        generic map (param 1st => 1, param 2nd => 4)
        port map (d in => d in, d out => d out);
end rtl;
```

If you specify the\_%s\_%d suffix format as shown in the VHDL Example 5-6, then the modules names in the netlist will be as shown in Example 5-7.

### Example 5-6 set\_attribute hdl\_parameter\_naming\_style \_%s\_%d

```
set_attr hdl_parameter_naming_style "_%s_%d"
set_attr library tutorial.lbr
read_hdl -vhdl test.vhd
elaborate top
write_hdl
```

Elaborating the Design

### Example 5-7 Netlist With the hdl\_parameter\_naming\_style \_%s\_%d Suffix Format

```
module core_param_1st_7_param_2nd_4 (d_in, d_out);
    input [63:0] d_in;
    output [63:0] d_out;
endmodule

module top (d_in, d_out);
    input [63:0] d_in;
    output [63:0] d_out;
    core_param_1st_7_param_2nd_4 u1 (.d_in(d_in),.d_out(d_out));
    ...
endmodule
```

If you specify the \_%s%d default suffix format as shown in Example 5-8, then the modules names in the netlist will be as shown in Example 5-9.

### Example 5-8 set\_attribute hdl\_parameter\_naming\_style "\_%s%d"

```
set_attr hdl_parameter_naming_style "_%s%d"
set_attr library tutorial.lbr
read_hdl -vhdl test.vhd
elaborate top
write hdl
```

### Example 5-9 Netlist with the Default hdl\_parameter\_naming\_style Suffix Format

```
module core_param_1st7_param_2nd4 (d_in, d_out);
    input [63:0] d_in;
    output [63:0] d_out;
endmodule

module top (d_in, d_out);
    input [63:0] d_in;
    output [63:0] d_out;
    core_param_1st7_param_2nd4 u1 (.d_in(d_in),.d_out(d_out));
    ...
endmodule
```

If you specify the\_%d suffix format as shown in the VHDL Example 5-10, then the modules names in the netlist will be as shown in Example 5-11.

Elaborating the Design

### Example 5-10 set\_attribute hdl\_parameter\_naming\_style "\_%d"

```
set_attr hdl_parameter_naming_style "_%d"
set_attr library tutorial.lbr
read_hdl -vhdl test.vhd
elaborate top
write hdl
```

### Example 5-11 Netlist With the hdl\_parameter\_naming\_style "\_%d" Suffix Format

```
module core_7_4 (d_in, d_out);
    input [63:0] d_in;
    output [63:0] d_out;
endmodule

module top (d_in, d_out);
    input [63:0] d_in;
    output [63:0] d_out;
    core_7_4 u1 (.d_in(d_in), .d_out(d_out));
    ...
endmodule
```

### **Keeping Track of the RTL Source Code**

> Set the following attribute to true to keep track of the RTL source code:

```
set_attribute hdl_track_filename_row_col { true | false }
Default: false
```

This attribute enables RTL Compiler to keep track of filenames, line numbers, and column numbers for all instances before optimization. RTL Compiler also uses this information in subsequent error and warning messages.

Elaborating the Design

### **Grouping an Extra Level of Design Hierarchy**

In general, the design hierarchy described in the RTL code is sacred. Using the elaborate command never ungroups a design hierarchy that you have defined. By default, the <a href="mailto:elaborate">elaborate</a> command does not add a tool-defined hierarchy. The elaborate command creates an additional level of design hierarchy in the following two cases:

- When there are datapath components
- When the <u>group</u> attribute of an hdl\_proc or hdl\_block object is given a value that is not an empty string. Use the <u>set\_attribute</u> command to arrange values of the group attributes after using the <u>read\_hdl</u> command and before using the elaborate command.

An hdl\_proc represents either a process in VHDL or the named begin and end block of an always construct in Verilog. An hdl\_block represents a VHDL block. Each hdl\_proc and hdl\_block has a group attribute, whose default value is an empty string. During elaboration, within a level of design hierarchy, for example within a Verilog module or a VHDL entity, all hdl\_proc and hdl\_block objects whose group attribute share the same non-empty value is \*grouped\* as a level of extra design hierarchy.

Grouping of hdl\_proc and hdl\_block objects does not go beyond the boundary of a user-defined design hierarchy. If two hdl\_proc and hdl\_block objects in two different modules or entities have the same value assigned to the group attribute, then they will not be put into one subdesign.

To shorten the netlist in the following examples, all these sample RTL designs only infer combinational logic. In actuality, there can be sequential logic in the extra level of design hierarchy created through this mechanism.

- Grouping Multiple Named Verilog Blocks in Verilog into One Subdesign on page 135
- Grouping Multiple Labeled Processes in VHDL Into One Subdesign on page 137
- Grouping Multiple Labeled Blocks in VHDL Into One Subdesign on page 138
- Grouping Multiple Instances of Parameterized Named Blocks in Verilog Into Subdesigns on page 139
- Grouping Multiple Instances of a Parameterized Process in VHDL Into Subdesigns on page 142
- Grouping Multiple Instances of a Parameterized Block in VHDL Into Subdesigns on page 144
- Grouping Generated Instances of Named Blocks in Verilog into Subdesigns on page 146

Elaborating the Design

 Grouping Generated Instances of Labeled Processes in VHDL Into Subdesigns on page 148

### **Grouping Multiple Named Verilog Blocks in Verilog into One Subdesign**

If there are multiple hdl\_proc objects from multiple named begin and end blocks, and the value of their group attributes are the same, their contents are \*grouped\* into one subdesign.

If there are multiple hdl\_proc objects, from multiple named begin and end blocks, and the value of their group attributes are different, there will be multiple subdesigns, one for each of these begin-end blocks.

As shown in Example 5-12, the group attribute of the b1 and b3 always blocks are given the same non-empty value of xgrp. Therefore, they are \*grouped\* as a subdesign named ex2 xgrp during elaboration.

If there are multiple levels of begin and end blocks in the body of an always construct, then only the outermost begin and end block is made an hdl\_proc object. An hdl\_proc object is not created for an inner block.

To reproduce this example, take the Verilog, shown in Example 5-12:

### Example 5-12 Grouping Multiple Named Blocks in Verilog Into One Subdesign

```
module ex2 (y, a, b);
  input [3:0] a, b;
  output [3:0] y;
  reg [3:0] a_bv, av_b, y;
  always @(a or b)
  begin : b1 a_bv =a & ~b;
  end
  always @(a or b)
  begin : b2 av_b =~a & b;
  end
  always @(a_bv or av_b)
  begin : b3 y =a_bv | av_b;
  end
endmodule
```

### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl test.v
```

Elaborating the Design

```
rc> set_attribute group xgrp [find / -hdl_proc b1][find / -hdl_proc b3]
rc> elaborate
rc> write hdl
```

Example 5-13 shows the resulting post-elaboration generic netlist:

## **Example 5-13 Post-Elaboration Generic Netlist for Grouping Multiple Named Blocks Into One Subdesign**

```
module ex2 xgrp (y, av b, a, b);
    input [3:0] av b, a, b;
   output [3:0] y;
   wire [3:0] a bv, bv;
   not g3 (bv[3], b[3]);
   not g2 (bv[2], b[2]);
   not g1 (bv[1], b[1]);
   not g0 (bv[0], b[0]);
   and g7 (a bv[3], a[3], bv[3]);
   and g6 (a bv[2], a[2], bv[2]);
   and g5 (a bv[1], a[1], bv[1]);
   and g4 (a bv[0], a[0], bv[0]);
   or g13 (y[3], a bv[3], av b[3]);
    or g12 (y[2], a bv[2], av b[2]);
    or gl1 (y[1], a bv[1], av b[1]);
   or g10 (y[0], a bv[0], av b[0]);
endmodule
   module ex2 (y, a, b);
   input [3:0] a, b;
   output [3:0] y;
   wire [3:0] av b, av;
   not g1 (av[3], a[3]);
   not g3 (av[2], a[2]);
   not g4 (av[1], a[1]);
   not g5 (av[0], a[0]);
   and g6 (av b[0], av[0], b[0]);
   and g2 (av b[1], av[1], b[1]);
    and g7 (av b[2], av[2], b[2]);
    and g8 (av b[3], av[3], b[3]);
    ex2 xgrp ex2 xgrp (.y(y), .av b(av b), .a(a), .b(b));
endmodule
```

Elaborating the Design

### **Grouping Multiple Labeled Processes in VHDL Into One Subdesign**

If there are multiple hdl\_proc objects from multiple labeled processes, and the value of their group attributes are the same, then their contents are \*grouped\* into one subdesign.

However, if the value of their group attributes are different, then there will be multiple subdesigns, one for each of these processes.

In Example 5-14, the group attribute of the b1 and b3 processes are given the same non-empty value of xgrp. Therefore they are \*grouped\* as a subdesign named  $ex2\_xgrp$  during elaboration.

To reproduce this example, take the VHDL, shown in Example 5-14:

#### Example 5-14 Grouping Multiple Labeled Processes in VHDL Into One Subdesign

```
library ieee;
use ieee.std logic 1164.all;
entity ex2 is
    port (y : out std logic vector (3 downto 0);
        a, b : in std logic vector (3 downto 0) );
end;
architecture rtl of ex2 is
    signal a bv, av b : std logic vector (3 downto 0);
begin
    b1 : process (a, b)
    begin a bv <= a and (not b);
    end process;
    b2 : process (a, b)
    begin av b <= (not a) and b;
    end process;
    b3 : process (a bv, av b)
    begin y \le a b\overline{v} or av\overline{b};
    end process;
end:
```

#### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl -vhdl test.vhd
rc> set_attribute group xgrp [find / -hdl_proc b1] [find / -hdl_proc b3]
rc> elaborate
rc> write hdl
```

Example 5-13 shows the resulting post-elaboration generic netlist.

Elaborating the Design

### Grouping Multiple Labeled Blocks in VHDL Into One Subdesign

If there are multiple hdl\_block objects from multiple labeled blocks, and the value of their group attributes are the same, then their contents are \*grouped\* into one subdesign.

However, if the value of their group attributes are different, then there will be multiple subdesigns, one for each of these processes.

In Example 5-15, the group attribute of the b1 and b3 blocks are given the same non-empty value of xgrp. Therefore they are \*grouped\* as a subdesign named ex2\_xgrp during elaboration.

To reproduce this example, take the VHDL, shown in Example 5-15:

### Example 5-15 Grouping Multiple Labeled Blocks in VHDL Into One Subdesign

```
library ieee;
use ieee.std logic 1164.all;
entity ex2 is
   port (y : out std logic vector (3 downto 0);
        a, b : in std logic vector (3 downto 0) );
end;
architecture rtl of ex2 is
    signal a bv, av b : std logic vector (3 downto 0);
begin
   b1 : block begin a bv <= a and (not b);
   end block;
   b2 : block begin av b <= (not a) and b;
   end block;
   b3 : block begin y <= a_bv or av_b;</pre>
    end block;
end;
```

#### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl -vhdl test.vhd
rc> set_attribute group xgrp [find / -hdl_block b1] [find / -hdl_block b3]
rc> elaborate
rc> write_hdl
```

Example 5-13 shows the resulting post-elaboration generic netlist.

Elaborating the Design

## Grouping Multiple Instances of Parameterized Named Blocks in Verilog Into Subdesigns

Assume that there is a parameterized sub-module that is instantiated multiple times, all with the same parameter value. There is also a named begin and end block in this sub-module and the group attribute of its hdl\_proc is given a non-empty value. After elaboration, the sub-module is represented by one subdesign; therefore, the hdl\_proc becomes one subdesign. This happens between the u1 and u2 instances, shown in Example 5-16.

If a parameterized sub-module is instantiated multiple times with different parameter values, then elaboration uniquifies this sub-module and makes one subdesign for each unique set of its parameter values. Before elaboration, when unification has not taken place, a named begin and end block in such a sub-module is represented by one hdl\_proc object. Assume this hdl\_proc is given a non-empty group attribute. After elaboration, this one hdl\_proc becomes multiple subdesigns, one from each of the uniquified parent module, as shown in Example 5-17.

This happens between the u1 and u3 instances, shown in Example 5-16. In other words, during elaboration, making a named block a level of design hierarchy takes place after uniquifying parameterized modules.

To reproduce this example, take the Verilog, shown in Example 5-16:

Elaborating the Design

## **Example 5-16 Grouping Multiple Instances of Parameterized Named Blocks in Verilog Into Subdesigns**

```
module mid (y, a, b, c);
    parameter w = 8;
    input [w-1:0] a, b, c;
    reg [w-1:0] p;
    output [w-1:0] y;
    always @(a or b)
    begin : blok
        p = a \& b;
    assign y = p \mid c;
endmodule
module ex4 (x, y, z, a, b, c, d);
   parameter w = 4;
    input [w+1:0] a, b, c, d;
    output [w-1:0] \times, y;
    output [w+1:0] z;
    mid \#(w) u1 (x, a[w-1:0], b[w-1:0], c[w-1:0]);
    mid \#(w) u2 (y, a[w-1:0], b[w-1:0], d[w-1:0]);
    mid \#(w+2) u3 (z, c[w+1:0], d[w+1:0], a[w+1:0]);
endmodule
```

#### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl test.v
rc> set_attribute group xgrp [find / -hdl_proc blok]
rc> elaborate
rc> write hdl
```

Example 5-17 shows the resulting post-elaboration generic netlist.

Elaborating the Design

## **Example 5-17 Post-Elaboration Netlist for Grouping Multiple Instances of Parameterized Named Blocks Into Subdesigns**

```
module mid w4 xgrp (p, a, b);
    input [3:0] a, b;
   output [3:0] p;
   and g1 (p[0], a[0], b[0]);
   and g2 (p[1], a[1], b[1]);
   and g3 (p[2], a[2], b[2]);
   and g4 (p[3], a[3], b[3]);
endmodule
module mid w6 xgrp (p, a, b);
    input [5:0] a, b;
   output [5:0] p;
   and g1 (p[0], a[0], b[0]);
   and g2 (p[1], a[1], b[1]);
   and g3 (p[2], a[2], b[2]);
   and g4 (p[3], a[3], b[3]);
    and g5 (p[4], a[4], b[4]);
   and g6 (p[5], a[5], b[5]);
endmodule
module mid w4 (y, a, b, c);
    input [3:0] a, b, c;
   output [3:0] y;
   wire [3:0] p;
   mid w4 xgrp mid w4 xgrp (.p(p), .a(a), .b(b));
   or g1 (y[0], p[0], c[0]);
   or g2 (y[1], p[1], c[1]);
   or g3 (y[2], p[2], c[2]);
   or g4 (y[3], p[3], c[3]);
endmodule
//continued on next page...
```

Elaborating the Design

```
module mid w6 (y, a, b, c);
    input [5:0] a, b, c;
   output [5:0] y;
   wire [5:0] p;
   mid w6 xgrp mid w6 xgrp (.p(p), .a(a), .b(b));
   or g1 (y[0], p[0], c[0]);
   or g2 (y[1], p[1], c[1]);
    or g3 (y[2], p[2], c[2]);
   or g4 (y[3], p[3], c[3]);
   or g5 (y[4], p[4], c[4]);
    or g6 (y[5], p[5], c[5]);
endmodule
   module ex4 (x, y, z, a, b, c, d);
   input [5:0] a, b, c, d;
   output [3:0] x, y;
   output [5:0] z;
   mid w4 u1 (x, a[3:0], b[3:0], c[3:0]);
   mid w4 u2 (y, a[3:0], b[3:0], d[3:0]);
   mid w6 u3 (z, c, d, a);
endmodule
```

### **Grouping Multiple Instances of a Parameterized Process in VHDL Into Subdesigns**

For this example, assume there is a parameterized entity that is instantiated multiple times, all with the same parameter value. There is also a labeled process in this entity and the group attribute of its hdl\_proc is given a non-empty value. After elaboration, the entity is represented by one subdesign; therefore, the hdl proc becomes one subdesign.

This happens between u1 and u2 instances shown in Example 5-18. If a parameterized entity is instantiated multiple times with different parameter values, then elaboration uniquifies this entity and makes one subdesign for each unique set of its parameter values. Before elaboration, when unification has not taken place, a labeled process in such an entity is represented by one hdl\_proc object. Assume this hdl\_proc is given a non-empty group attribute. After elaboration, this hdl\_proc object becomes multiple subdesigns, one from each of the uniquified parent entity.

This happens between the u1 and u3 instances, as shown in Example 5-18. In other words, during elaboration, making a labeled process a level of design hierarchy takes place after uniquifying parameterized entities.

To reproduce this example, take the VHDL, shown in Example 5-18:

Elaborating the Design

## Example 5-18 Grouping Multiple Instances of a Parameterized Process in VHDL Into Subdesigns

```
library ieee;
use ieee.std logic 1164.all;
entity mid is
    generic (w : integer := 8);
    port (y : out std_logic_vector (w-1 downto 0);
         a, b, c : in std logic vector (w-1 downto 0) );
end:
architecture rtl of mid is
    signal p : std logic vector (w-1 downto 0);
    blok : process (a, b)
    begin
         p \le a and b;
    end process;
    y <= p or c;
end;
library ieee;
use ieee.std logic 1164.all;
entity ex4 is
    generic (w : integer := 4);
    port (x, y : out std logic vector (w-1 downto 0);
    z : out std logic vector (w+1 downto 0);
    a, b, c, d : in std logic vector (w+1 downto 0) );
end;
architecture rtl of ex4 is
    component mid
    generic (w : integer := 8);
    port (y : out std logic vector (w-1 downto 0);
    a, b, c : in std_logic_vector (w-1 downto 0) );
    end component;
    ul: mid generic map (w)
    port map (x, a(w-1 \text{ downto } 0), b(w-1 \text{ downto } 0), c(w-1 \text{ downto } 0));
    u2: mid generic map (w)
    port map (y, a(w-1 \text{ downto } 0), b(w-1 \text{ downto } 0), d(w-1 \text{ downto } 0));
    u3: mid generic map (w+2)
    port map (z, c(w+1 downto 0), d(w+1 downto 0), a(w+1 downto 0));
end;
```

#### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl -vhdl test.vhd
rc> set_attribute group xgrp [find / -hdl_proc blok]
rc> elaborate
rc> write hdl
```

#### Example 5-17 shows the resulting post-elaboration generic netlist.

Elaborating the Design

#### Grouping Multiple Instances of a Parameterized Block in VHDL Into Subdesigns

Assume there is a parameterized entity that is instantiated multiple times, all with the same parameter value. There is also a labeled block in this entity, and the group attribute of its hdl\_block is given a non-empty value. After elaboration, the entity is represented by one subdesign; therefore, the hdl block becomes one subdesign.

This happens between the u1 and u2 instances, as shown in Example 5-19. If a parameterized entity is instantiated multiple times with different parameter values, then elaboration uniquifies this entity and creates one subdesign for each unique set of its parameter values. Before elaboration, when unification has not taken place, a labeled block in such an entity is represented by one hdl\_block object. Assume this hdl\_block is given a non-empty group attribute. After elaboration, this one hdl\_block becomes multiple subdesigns, one from each of the uniquified parent entity.

This happens between the u1 and u3 instances, as shown in Example 5-19. In other words, during elaboration, making a labeled process a level of design hierarchy takes place after uniquifying parameterized entities.

To reproduce this example, take the VHDL, shown in Example 5-19:

Elaborating the Design

## Example 5-19 Grouping Multiple Instances of a Parameterized Process in VHDL Into Subdesigns

```
library ieee;
     use ieee.std logic 1164.all;
     entity mid is
          generic (w : integer := 8);
          port (y : out std_logic_vector (w-1 downto 0);
a, b, c : in std_logic_vector (w-1 downto 0) );
architecture rtl of mid is
     signal p : std_logic_vector (w-1 downto 0);
begin
    blok : block
         begin
              p \le a and b;
     end block;
    y <= p or c;
end:
library ieee;
     use ieee.std logic 1164.all;
     entity ex4 is
          generic (w : integer := 4);
          port (x, y : out std_logic_vector (w-1 downto 0);
z : out std_logic_vector (w+1 downto 0);
          a, b, c, d : in std logic vector (w+1 downto 0) );
end;
architecture rtl of ex4 is
    component mid
    generic (w : integer := 8);
    port (y : out std logic vector (w-1 downto 0);
     a, b, c : in std logic vector (w-1 downto 0) );
     end component;
begin
    ul: mid generic map (w)
    port map (x, a(w-1 downto 0), b(w-1 downto 0), c(w-1 downto 0));
    u2: mid generic map (w)
    port map (y, a(w-1 downto 0), b(w-1 downto 0), d(w-1 downto 0));
    u3: mid generic map (w+2)
    port map (z, c(w+1 \text{ downto } 0), d(w+1 \text{ downto } 0), a(w+1 \text{ downto } 0));
end;
```

### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl -vhdl test.vhd
rc> set_attribute group xgrp [find / -hdl_block blok]
rc> elaborate
rc> write hdl
```

### Example 5-17 shows the resulting post-elaboration generic netlist.

Elaborating the Design

### **Grouping Generated Instances of Named Blocks in Verilog into Subdesigns**

If a named begin and end block is the body of an always construct inside of a for generate statement, then the named block is represented by one hdl\_proc object before elaboration, even if there are multiple iterations in the for generate statement. The for loop has not been unrolled.

This happens between the for generate statement and the blok block, as shown in Example 5-20. During elaboration, making a named block a level of design hierarchy takes place after unrolling for generate loops.

Assume the group attribute of this hdl\_proc object is given a non-empty value. During elaboration, when the loop is unrolled, the hdl\_proc object is duplicated. With every duplicated copy of this hdl\_proc object, the group attribute carries the same value as the original copy. Since all these hdl\_proc objects share the same group setting, their contents are \*grouped\* into one subdesign. This happens to all instances of the blok block, as shown in Example 5-20.

The unrolling of loops and duplication of the hdl\_proc objects occurs in the middle of elaboration. You cannot assign different values to the group attribute of the duplicated hdl proc objects.

To reproduce this example, take the Verilog, as shown in Example 5-20:

## Example 5-20 Grouping Generated Instances of Named Blocks in Verilog into Subdesigns

```
module ex5 (y, a, c);
   parameter w = 4, d = 3;
   input [w*d-1:0] a;
   input [d-1:0] c;
   reg [d-1:0] p;
   output [d-1:0] y;
   genvar i;
   generate for (i=0; i<=d-1; i=i+1)
        always @(a)
       begin : blok
       p[i] = ^a[w*(i+1)-1:w*i];
       end
   endgenerate
   assign y = p & c;
endmodule</pre>
```

Elaborating the Design

### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl -v2001 test.v
rc> set_attribute group xgrp [find / -hdl_proc blok]
rc> elaborate
rc> write hdl
```

Example 5-21 shows the resulting post-elaboration generic netlist:

## Example 5-21 Post-Elaboration Netlist for Grouping Generated Instances of Named Blocks in Verilog into Subdesigns

```
module ex5 xgrp (p, a);
   input [11:0] a;
   output [2:0] p;
   wire n_5, n_6, n_8, n_9, n_10, n_11;
   xor q1 (n 5, a[8], a[11]);
   xor g4 (n_6, a[10], a[9]);
   xor g5 (p[2], n_5, n_6);
   xor g6 (n 8, a[4], a[7]);
   xor g2 (n 9, a[6], a[5]);
   xor g7 (p[1], n_8, n_9);
    xor g8 (n 10, a[0], a[3]);
    xor g9 (n 11, a[2], a[1]);
    xor g3 (p[0], n 10, n 11);
endmodule
   module ex5 (y, a, c);
   input [11:0] a;
    input [2:0] c;
   output [2:0] y;
   wire [2:0] p;
   ex5 xgrp ex5 xgrp (.p(p), .a(a));
   and g1 (y[0], p[0], c[0]);
    and g2 (y[1], p[1], c[1]);
    and g3 (y[2], p[2], c[2]);
endmodule
```

Elaborating the Design

### **Grouping Generated Instances of Labeled Processes in VHDL Into Subdesigns**

If a labeled process is inside a for generate statement, the labelled process is represented by one hdl\_proc object before elaboration even if there are multiple iterations in the for generate statement.

The for loop has not been unrolled. This happens between the for generate statement and the blok process, as shown in Example 5-20.

During elaboration, making a labeled process a level of design hierarchy takes place after unrolling for generate loops.

In this example, assume the <code>group</code> attribute of this <code>hdl\_proc</code> object is given a non-empty value. During elaboration, when the loop is unrolled, the <code>hdl\_proc</code> is duplicated. With every duplicated copy of this <code>hdl\_proc</code> object the <code>group</code> attribute carries the same value as the original copy. Since all these <code>hdl\_proc</code> objects share the same <code>group</code> attribute setting, their contents are \*grouped\* into one subdesign. This happens to all instances of the <code>blok</code> process, as shown in Example.

The unrolling of loops and duplication of hdl\_proc objects happens in the middle of elaboration. You cannot assign different values to the group attribute of the duplicated hdl proc objects.

To reproduce this example, take the VHDL, as shown in Example 5-22:

Elaborating the Design

## Example 5-22 Grouping Generated Instances of Labeled Processes in VHDL Into Subdesigns

```
library ieee;
use ieee.std logic 1164.all;
entity ex5 is
   generic (w : integer := 4;
        d : integer := 3);
   port ( y : out std logic vector (d-1 downto 0);
        a : in std logic vector (w*d-1 downto 0);
        c : in std logic vector (d-1 downto 0) );
architecture rtl of ex5 is
    signal p : std logic vector (d-1 downto 0);
begin
    g0 : for i in 0 to d-1 generate
       blok : process (a)
        variable tmp : std logic;
   begin
        tmp := '0';
        for j in w^*(i+1)-1 downto w^*i loop
        tmp := tmp xor a(j);
        end loop;
        p(i) <= tmp;
    end process;
    end generate;
    y \le p and c;
end;
```

#### And use the following commands:

```
rc> set_attribute library tutorial.lbr
rc> read_hdl -vhdl test.vhd
rc> set_attribute group xgrp [find / -hdl_proc blok]
rc> elaborate
rc> write hdl
```

### Example 5-21 shows the resulting post-elaboration generic netlist.


# Using Encounter RTL Compiler Elaborating the Design

6

## **Applying Constraints**

- Overview on page 152
- <u>Tasks</u> on page 153
  - □ <u>Importing and Exporting SDC</u> on page 153
  - □ <u>Validating Timing Constraints</u> on page 153
  - □ Applying Timing Constraints on page 153
  - □ <u>Importing Physical Information</u> on page 154
  - □ Applying Design Rule Constraints on page 155
  - □ Creating Ideal Objects on page 155

### **Overview**



This chapter describes how to apply the basic constraints in RTL Compiler. For a detailed description on how to use constraints in RTL Compiler see <u>Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler</u>.

**Applying Constraints** 

### **Tasks**

- Importing and Exporting SDC
- Validating Timing Constraints on page 153
- Applying Timing Constraints
- Importing Physical Information
- Applying Design Rule Constraints

### Importing and Exporting SDC

RTL Compiler provides the ability to read in and write out SDC constraints.

To import SDC constraints, use the read sdc command:

```
rc:/> read sdc filename
```

➤ To export SDC constraints use the write\_sdc command:

```
rc:/> write sdc > filename
```

### **Validating Timing Constraints**

RTL Compiler allows you to validate your timing constraints, with the Encounter <sup>®</sup> Conformal <sup>®</sup> Constraint Designer (CCD) tool, before you apply them to your design. Use the RTL Compiler write\_do\_ccd command to write out a CCD dofile.

```
write_do_ccd validate -sdc list_of_SDC_files > Dofile
```

The generated dofile can be then used to run CCD to perform checks on the constraints. For example, the command reports if there are any overlapping exceptions, missing clock uncertainties, or invalid false paths.

For more information on generating CCD dofiles in RTL Compiler, see the <u>Validating and</u> <u>Generating Constraints</u> chapter in <u>Interfacing between Encounter RTL Compiler and Encounter Conformal</u>.

## **Applying Timing Constraints**

In RTL Compiler, a clock waveform is a periodic signal with one rising edge and one falling edge per period. Clock waveforms may be applied to design objects such as input ports, clock pins of sequential cells, external clocks (also known as virtual clocks), mapped cells, or hierarchical boundary pins.

**Applying Constraints** 

■ To define clocks use the <u>define clock</u> command.

**Note:** RTL Compiler uses picoseconds and femtofarads as units. It *does not* use nanoseconds and picofarads.

You can group clocks that are synchronous to each other, allowing timing analysis to be performed between these clocks. This group is called a clock domain. If a clock domain is not specified, RTL Compiler will assume all the clocks are in the same domain.

By default, RTL Compiler assigns clocks to domain\_1, but you can create your own domain name with the -domain argument to define clock.

The following example demonstrates how to create two different clocks and assign them to two separate clock domains:

```
rc:/> define_clock -domain domain1 -name clk1 -period 720 [find / -port SYSCLK]
rc:/> define_clock -domain domain2 -name clk2 -period 720 [find / -port CLK]
```

To remove clocks, use the  $\underline{rm}$  command. If you have defined a clock and saved the object variable, for example as clock1, you can remove the clock object as shown in the following example:

```
rc:/> rm $clock1
```

The following example shows how to remove the clock if you have not saved the clock object as a variable:

```
rc:/> rm [find / -clock clock name]
```

When a clock object is removed, external delays that reference it are removed, and timing exceptions referring to the clock are removed if they cannot be satisfied without the clock.

For more detailed information on timing constraints, see <u>Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler</u>.

## **Importing Physical Information**

You can supply physical information to RTL Compiler to drive synthesis. The type of information that you supply depends on the physical flow that you use.

For more information about the physical flows, refer to <u>Encounter RTL Compiler Synthesis</u> Flows.

**Applying Constraints** 

### **Applying Design Rule Constraints**

When optimizing a design, RTL Compiler tries to satisfy all design rule constraints (DRCs). Examples of DRCs include maximum transition, fanout, and capacitance limits; operating conditions; and wire-load models. These constraints are specified using attributes on a module or port, or from the technology library. However, even without user-specified constraints, rules may still be inferred from the technology library.

To specify a maximum transition limit for all nets in a design or on a port, use the max transition attribute on a top-level block or port:

```
rc:/> set attribute max transition value [design|port]
```

To specify a maximum fanout limit for all nets in a design or on a port, use the max\_fanout attribute on a top-level block or port:

```
rc:/> set attribute max fanout value [design|port]
```

To specify a maximum capacitance limit for all nets in a design or on a port, use the max capacitance attribute on a top-level block or port:

```
rc:/> set attribute max capacitance value [design|port]
```

To specify a specific wire-load model to be used during synthesis, use the force\_wireload attribute. The following example specifies the 1x1 wire-load model on a design named top:

```
rc:/> set attribute force wireload 1x1 top
```

For a more detailed information on DRCs, see <u>Setting Constraints and Performing Timing Analysis in Encounter RTL Compiler</u>.

### **Creating Ideal Objects**

An ideal object is an object that is free of any DRCs. For example, an ideal network would not have any maximum transition, maximum fanout, and capacitance constraints.

To idealize a particular network, specify the ideal\_network attribute on the network's driving pin:

```
rc:/> set_attribute ideal_network true \
    {/designs/moniquea/instances_comb/inst2/pins_out/foo}
```

Use the ideal attribute to check whether a specified network is ideal:

```
rc:/> get attribute ideal /designs/moniquea/nets/ck
```

**Applying Constraints** 

By default, RTL Compiler will automatically idealize the following objects:


- Clock nets
- Asynchronous set/reset nets
- Test signals (shift\_enable and test\_mode), if they are defined without the -no\_ideal option of a define\_dft command.
- The enable driver of isolation/combinational cells. We do not idealize data pin drivers.
- Drivers in the common power format (CPF) files.
- If the no propagate option is not set, then the ideal\_driver attribute will be set to true the always driver pin.
- state retention control signals

## **Defining Optimization Settings**

- Overview on page 158
- Tasks
  - Preserving Instances and Modules on page 159
  - Grouping and Ungrouping Objects on page 160
    - O Grouping on page 160
    - Ungrouping on page 161
  - □ Partitioning on page 163
  - □ Setting Boundary Optimization on page 164
  - Mapping to Complex Sequential Cells on page 166
  - Deleting Unused Sequential Instances on page 167
  - Controlling Merging of Combinational Hierarchical Instances on page 168
  - Optimizing Total Negative Slack on page 169
  - Making DRC the Highest Priority on page 170
  - Creating Hard Regions on page 171
    - Deleting Buffers and Inverters Driven by Hard Regions on page 171
    - <u>Preventing Boundary Optimization Through Hard Regions</u> on page 172

## **Overview**

This chapter describes how to apply optimization settings to your design before synthesis.



### Using Encounter RTL Compiler **Defining Optimization Settings**

## **Preserving Instances and Modules**

By default, RTL Compiler will perform optimizations that can result in logic changes to any object in the design. You can prevent any logic changes in a block while still allowing mapping optimizations in the surrounding logic, by using the preserve attribute:

To preserve hierarchical instances, type the following command:

```
rc:/> set attribute preserve true object
```

where object is a hierarchical instance name.

To preserve primitive instances, type the following command:

```
rc:/> set attribute preserve true object
```

where object is a primitive instance name.

To preserve modules or submodules, type the following command:

```
rc:/> set attribute preserve true object
```

where object is a module or submodule name.

The default value of this attribute is false.

RTL Compiler can also simultaneously preserve instances and modules while allowing certain special actions to be performed on them. This allows for greater flexibility. For example:

The size ok argument enables RTL Compiler to preserve an instance (q1 in the example below), while allowing it to be resized.

```
rc:/> set attribute preserve size ok [find / -instance g1]
```

The delete ok argument allows RTL Compiler to delete an instance (q1 in the example below), but not to rename, remap, or resize it.

```
rc:/> set attribute preserve delete ok [find / -instance g1]
```

The size delete ok argument allows RTL Compiler to resize or delete an instance (q1 in the example below), but not to rename or remap it.

```
rc:/> set attribute preserve size delete ok [find / -instance g1]
```



Preserving an instance within a hierarchy does not imply that the hierarchy is preserved or that the name of the preserved instance remains unchanged if its hierarchy changes. It is therefore important that constraint files and activity files are read in before you do any ungrouping on the design.

**Defining Optimization Settings** 

## **Grouping and Ungrouping Objects**

Grouping and ungrouping are helpful when you need to change your design hierarchy as part of your synthesis strategy. RTL Compiler provides a set of commands that enable you to group or ungroup any existing instances, designs, or subdesigns.

- *Grouping* builds a level of hierarchy around a set of instances.
- Ungrouping flattens a level of hierarchy.

### Grouping

If your design includes several subdesigns, you can group some of the subdesign instances into another single subdesign for placement or optimization purposes using the <a href="mailto:edit netlist group">edit netlist group</a> command.

For example, the following command creates a new subdesign called CRITICAL\_GROUP that includes instances I1 and I2.

```
rc:/> edit_netlist group -group_name CRITICAL_GROUP [find / -instance I1] \
    [find 7 -instance I2]
```

The new instance name for this new hierarchy will be CRITICAL\_GROUPi, and it will be placed in the directory path:

```
/designs/top counter/instances hier/CRITICAL GROUPi
```

To change the suffix of the new instance name, set the following attribute:

```
set attribute group instance suffix my suffix /
```

**Defining Optimization Settings** 

# **Ungrouping**

RTL Compiler can automatically ungroup user hierarchies during synthesis, but you can also manually flatten a hierarchy in the design.

In either case, RTL Compiler will respect all preserved instances in the hierarchy. For more information on preserving instances, see <u>"Preserving Instances and Modules"</u> on page 159.



When the parent of a preserved leaf instance is ungrouped, the name of the preserved instance *can* change. It is therefore important that constraint files and activity files are read in before you attempt ungrouping.

#### **Manual Ungrouping**

To manually flatten a hierarchy in the design, use the ungroup command.

```
rc:/> ungroup instance
```

where *instance* is the name of the instances to be ungrouped.

For example, if you need to ungroup the design hierarchy <code>CRITICAL\_GROUP</code> (which contains instances <code>I1</code> and <code>I2</code>), use the <code>ungroup</code> command along with the instance name as shown below:

```
rc:/> ungroup [find / -instance CRITICAL GROUP]
```

If you defined an exception on a pin of a hierarchical instance that you ungroup, RTL Compiler tries to preserve the exception when you ungroup that hierarchical instance.

In most cases RTL Compiler adds a CDN\_EXCEPTION buffer for each hierarchical instance pin for which an exception was defined to retain the exceptions on these pins.

In the following cases, no buffer is added:

■ The driver of the hierarchical instance pin has only one fanout and the driver is the pin of a sequential or hierarchical instance.

The exception of the hierarchical instance pin will be moved to the driver pin.

■ The driver of the hierarchical instance pin has a multiple fanout but the load pin of the hierarchical instance pin is either a sequential or hierarchical instance pin.

The exception of the hierarchical instance pin will be moved to the load pin.

**Defining Optimization Settings** 

#### **Automatic Ungrouping**

RTL Compiler can also automatically ungroup user hierarchies during synthesis.

During high effort RTL optimization (synthesize -to\_gen -effort high) RTL Compiler ungroups user hierarchies containing only datapath hierarchies.

During high effort global mapping (synthesize -to\_map -effort high) RTL Compiler explores ungrouping of user hierarchies to expose more opportunities for structuring, mapping and other optimizations. Ungrouping is done bottom up and the ungrouping depends on the number of levels (logic depth) of the instances. The tool takes the wireload model into account before ungrouping the instance to make sure that the timing does not degrade after ungrouping. The tool distinguishes between critical and non-critical instances.

By default, RTL Compiler performs automatic ungrouping during high effort synthesis (synthesize -to\_gen -effort high and synthesize -to\_map -effort high) to optimize for timing and area.

**Note:** Automatic ungrouping will not be performed during medium or low effort mapping.

→ To prevent automatic ungrouping, set the following root attribute before synthesis:

```
set attribute <u>auto ungroup</u> none /
```

If the attribute is set to both (default), automatic ungrouping will happen during **high** effort mapping.

→ To prevent ungrouping of all instances of a subdesign, set the <a href="mailto:ungroup\_ok">ungroup\_ok</a> attribute for the subdesign to false:

```
set_attribute ungroup_ok false [find /des*/design -subdesign name]
```

■ To prevent ungrouping of a specific instance, set the <u>ungroup\_ok</u> attribute for the instance to false:

```
set attribute ungroup ok false [find /des*/design -instance name]
```

**Defining Optimization Settings** 

# **Partitioning**

Partitioning is the process of disassembling (partitioning) designs into more manageable block sizes. This enables faster run-times and an improved memory footprint without sacrificing the accuracy of synthesis results. To enable partitioning, set the <a href="mailto:auto-partition">auto-partition</a> attribute to true before synthesis:

rc:/> set\_attribute auto\_partition true

**Defining Optimization Settings** 

# **Setting Boundary Optimization**

RTL Compiler performs boundary optimization for all hierarchical instances in the design during synthesis. Examples of boundary optimizations include:

Constant propagation across hierarchies

This includes constant propagation through both input ports and output ports.

- Removing undriven or unloaded logic connected
- Collapsing equal and opposite pins

Two hierarchical boundary pins are considered equal (opposite), if RTL Compiler determines that these pins always have the same (opposite or inverse) logic value.

Hierarchical pin inversion

RTL Compiler might invert the polarity of a hierarchical boundary pin to improve QoR. However it is not guaranteed, that this local optimization will always result in a global QoR improvement.

■ Rewiring of equivalent signals across hierarchy

Hierarchical boundary pins are feedthrough pins, if output pins always have the same (or inverted) logic value as an input pin. Such feedthrough pins can be routed around the subdesign and no connections or logic is needed inside the subdesign for these pins.

If two inputs or outputs of a module are identical, RTL Compiler can disconnect one of them and use the other output to drive the fanout logic for both.

RTL Compiler can also rewire opposite signals which are functionally equivalent, but of opposite polarity.

You can control boundary optimization during synthesis using the following attributes:

- boundary opto
- <u>delete unloaded seqs</u>
- boundary optimize constant hier pins
- boundary optimize equal opposite hier pins
- boundary optimize feedthrough hier pins
- boundary optimize invert hier pins

**Defining Optimization Settings** 

➤ To disable boundary optimization on the subdesign, type the following command:

```
rc:/> set attribute boundary opto false [find /des* -subdesign name]
```

To prevent RTL Compiler from removing flip-flops and logic if they are not transitively fanning out to output ports, use the delete unloaded segs attribute:

```
rc:/> set attribute delete unloaded seqs false [subdesigns or /]
```

➤ To check which type of boundary optimization was performed on a pin use the boundary change pin attribute:

```
get_attribute boundary_change [find /des* -pin name]
```

If you cannot perform top-down formal verification on the design, you should turn off boundary optimization for sub-blocks that will be individually verified.

For hierarchical formal verification of designs with inverted boundary pins, the verification tool uses information about inverted pins. For the Encounter<sup>®</sup> Conformal<sup>®</sup> Equivalence Checking tool the necessary naming rule is generated automatically via the write do lec command.

June 2012 165 Product Version 11.2

**Defining Optimization Settings** 

# **Mapping to Complex Sequential Cells**

The sequential mapping feature of RTL Compiler takes advantage of complex flip-flops in the library to improve the cell count of your design, and sometimes the area or timing (depending on the design).

RTL Compiler performs sequential mapping when the flops are inferred in RTL. For instantiated flops, other than sizing, RTL Compiler performs no other optimization.

Asynchronous flip-flop inputs are automatically inferred from the sensitivity list and the conditional statements within the always block.

➤ To keep the synchronous feedback logic immediately in front of the sequential elements, type the following command:

```
rc:/> set attribute hdl ff keep feedback true /
```

Setting this attribute may have a negative impact on the area and timing.

```
rc:/> set attribute optimize constant 1 flops false /
```

#### **Defining Optimization Settings**

# **Deleting Unused Sequential Instances**

RTL Compiler optimizes sequential instances that transitively do not fanout to primary output. This information is generated in the log file. This is especially relevant if you see unmapped points in formal verification.

```
Deleting 2 sequential instances. They do not transitively drive any primary outputs:

ifu/xifuBtac/xicyBtac/icyBrTypeHold1F_reg[1] (floating-loop root), ifu/xifuBtac/xicyBtac/icyBrTypeHold1T reg[1]
```

To prevent the deletion of unloaded sequential instances, set the <a href="mailto:delete\_unloaded\_seqs">delete\_unloaded\_seqs</a> attribute to false. The default value of this attribute is true. rc:/> set attribute delete unloaded seqs false /

➤ To prevent constant 0 propagation through flip-flops, set the optimize\_constant\_0\_flops attribute to false. The default value of this attribute is true.

```
rc:/> set attribute optimize constant 0 flops false /
```

➤ To prevent constant 1 propagation through flip-flops, set the optimize\_constant\_1\_flops attribute to false. The default value of this attribute is false.

```
rc:/> set attribute optimize constant 1 flops false /
```

➤ To prevent constant propagation through latches set the optimize\_constant\_latches to false. The default value of this attribute is true.

```
rc:/> set attribute optimize constant latches false /
```

**Defining Optimization Settings** 

# **Controlling Merging of Combinational Hierarchical Instances**

By default RTL Compiler merges combinational hierarchical instances during RTL optimization (synthesize -to generic) and mapping (synthesize -to mapped).

- ➤ To prevent all merging of all combinational hierarchical instances, set the merge combinational hier instances root attribute to false.
- ➤ To control whether a specific instance can be merged use the merge combinational hier instance instance attribute.

You can specify the following values:

false—Prevents merging of this combinational hierarchical instance.

inherited—If the instance is a combinational hierarchical instance, it inherits the value of the merge\_combinational\_hier\_instances root attribute.

true—Allows merging of this combinational hierarchical instance.

For example to prevent merging on an instance, specify

rc:/> set\_attribute merge\_combinational\_hier\_instance false \
[find /des\*/design -instance name]

**Defining Optimization Settings** 

# **Optimizing Total Negative Slack**

By default, RTL Compiler optimizes Worst Negative Slack (WNS) to achieve the timing requirements. During this process, it tries to fix the timing on the most critical path. It also checks the timing on all the other paths. However, RTL Compiler will not work on the other paths if it cannot improve timing on the WNS.

➤ To make RTL Compiler work on all the paths to reduce the total negative slack (TNS), instead of just WNS, type the following command:

```
rc:/> set attribute tns opto true /
```

Ensure that you specify the attribute on the root-level ("/"). This attribute instructs RTL Compiler to work on all the paths that violate the timing and try to reduce their slack as much as possible.

This may cause the run time and area to increase, depending on the design complexity and the number of violating paths.

**Defining Optimization Settings** 

# **Making DRC the Highest Priority**

By default, RTL Compiler tries to fix all DRC errors, but not at the expense of timing. If DRCs are not being fixed, it could be because of infeasible slew issues on input ports or infeasible loads on output ports. You can force RTL Compiler to fix DRCs, even at the expense of timing, with the drc first attribute.

➤ To ensure DRCs get solved, even at the expense of timing, type the following command:

```
rc:/> set attribute drc first true
```

By default, this attribute is false, which means that DRCs will not be fixed if it introduces timing violations.

**Defining Optimization Settings** 

# **Creating Hard Regions**

Use the hard\_region attribute to specify hierarchical instances that are recognized as hard regions in your floorplan during logic synthesis.

Place and route tools operate better if your design has no buffers between regions at the top level. To accommodate this, specify hard regions before technology mapping.

To create hard regions, follow these steps:

1. Specify the hard region, for example pbu\_ctl: set attribute hard region 1 [find / -instance pbu ctl]

2. Eliminate buffers and inverter trees between hard regions using the following variable:

```
set map rm hr driven buffers 1
```

**3.** Run the synthesize -to mapped command.

#### **Deleting Buffers and Inverters Driven by Hard Regions**

To prepare your design for place and route tools, you need to remove the buffer and inverter trees between hard regions. You can specify that any buffers or inverters driven by a hard region be deleted by setting the map\_rm\_hr\_driven\_buffers variable to 1.

To remove buffers and inverters, use the following command:

```
rc:/> set map rm hr driven buffers 1
```

This instructs RTL Compiler to eliminate the buffers and inverters between hard regions, even if doing so degrades design timing. Primary inputs and outputs are treated as hard regions for this purpose.

Where possible, inverters will be paired up and removed, or RTL Compiler will try to push them back into the driving hard region. Otherwise, the inverter is left alone because orphan buffers, buffers that do not belong to any region, can be placed anywhere during place and route. The backend flows can address this kind of buffering. The regular boundary optimization controls are applicable to hard regions.

**Note:** Timing may become worse due to this buffer removal. This clean-up phase occurs during the last step of incremental optimization.

**Defining Optimization Settings** 

# **Preventing Boundary Optimization Through Hard Regions**

The regular boundary optimization techniques also apply through hard regions. However, boundary optimization happens only on the input side and not on the output side.

If you want to prevent boundary optimization at the input side of the hard regions, set the following attribute before performing synthesis:

rc:/> set attribute boundary opto false subdesign\_of\_hard\_region

8

# **Super-Threading**

- Overview on page 174
- <u>Licensing Requirements</u> on page 175
- Tasks on page 176
  - □ Setting Up for Cache-Based Rapid Re-Synthesis on page 176
  - □ <u>Setting Super-Threading Optimization</u> on page 176

Super-Threading

#### **Overview**

RTL Compiler's super-threading capability allows you to reduce synthesis turn-around time by using distributed processing across multiple CPUs. The CPUs may be on the same machine on which RTL Compiler was launched, or on different machines across a network.

In this model the master process works on the entire design and launches slave processes which work on different parts of the design. The master controls what each slave does and integrates the results from the slaves.

Unlike previous approaches to parallelize logic synthesis, RTL Compiler's capability is unique: the synthesis results produced through parallel processing are identical to those produced in a non-parallel run. Therefore, only the turn-around time is affected.

In addition, RTL Compiler enables further reduction of the turn-around time for repeated synthesis runs through caching. Caching maintains a repository of the intermediate data and retrieves appropriate results when a previously done job is attempted. Caching can be used regardless of the number of servers specified (even if no servers are specified).

If you enable super-threading, distributed processing occurs during RTL optimization (synthesize -to\_generic), global mapping and global incremental phases of the synthesize -to mapped command.

RTL Compiler supports super-threading on LSF and the Sun Grid Engine (SGE).

Super-Threading

# **Licensing Requirements**

Following are the licensing requirements to launch the remote server processes.

■ The first remote server process requires no extra license. If you started with an RTL\_Compiler\_Ultra license, the initial license will give you access to two remote server processes.



If you use an RTL\_Compiler\_Ultra license **and** you run the tool on a multi-processor machine, super-threading is automatically enabled for the synthesize command. If you want to disable super-threading on the local host, set the <a href="mailto:auto-super-thread">auto-super-thread</a> root attribute to false.

■ Each remote server process (thread) after the first will require its own RTL\_Compiler\_L, RTL\_Compiler\_Ultra, or RTL\_Compiler\_CPU\_Accel\_Option license. If a license is not available, optimization will continue without that server.

Table 8-1 CPU Access

Product/Option	Number of remote server processes enabled by	
	First license	Subsequent license
RTL Compiler L	1	1
RTL Compiler XL	2	2
RTL Compiler CPU Accelerator Option	2	2

■ If you want to reserve licenses in advance, use the license command. That is, use the license command to check out licenses before super-threading optimization starts.

See the <u>license</u> command in the <u>Command Reference for Encounter RTL</u> <u>Compiler</u> for more information about its usage.

To use super-threading caching you need to run RTL Compiler XL.

Super-Threading

# **Tasks**

To enable super-threaded optimization, set the <u>super\_thread\_servers</u> attribute:

```
rc:/> set attribute super thread servers {machine names} /
```

The attribute value is a Tcl list representing the set of machines on which RTL Compiler can launch remote server processes to super-thread or batch for LSF and SGE.

**Note:** If you set this attribute to a non-empty string, the setting of the auto\_super\_thread attribute will be ignored.

#### **Setting Up for Cache-Based Rapid Re-Synthesis**

To enable caching you need to specify the directory where the super-thread results can be stored. Specify an existing directory to which you have read-write access using the following command:

```
set attribute super thread cache directoy /
```

To specify the maximum approximate size for this directory, use the following command:

```
set attribute max super thread cache size integer /
```

Specify the size in MegaBytes.

### **Setting Super-Threading Optimization**

Setting the super\_thread\_servers attribute does not cause the remote server processes to be launched immediately. Instead, the remote server processes are launched just before the super-threaded optimization starts and are automatically shut down when the optimization completes.

By default, RTL Compiler launches the remote server processes using the UNIX command rsh. For security reasons, some hosts do not allow you to use the rsh command to connect to them, but they might allow you to use another command, such as ssh.

To specify the preferred alternative to rsh, use the following command:

```
rc:/ set attribute super_thread_rsh_command rsh_command /
```

Before setting the super\_thread\_servers attribute, ensure you can execute the following command without getting any errors or being prompted for a password:

```
unix> rsh_command machine_name echo hello world
```

where rsh command is the value of the super thread rsh command attribute.

Super-Threading

This attribute only applies to hostnames specified in the <code>super\_thread\_servers</code> attribute. It does not apply for values like <code>localhost</code> nor <code>batch</code>. If you are prompted for a password, you may need to set up a ~/.rhosts file. See the UNIX manpage for rsh for more information.

When you want to launch jobs to a queueing system, like LSF or SGE, you will need to retrieve the available queue clusters in your environment or network. Use this UNIX command to retrieve such clusters:

```
unix> gconf -sql
```

For example, the above command could return the following clusters on a Linux system:

```
unix> uname
Linux
unix> qconf -sql
linux-penny
linux-jessi
test queue
```

The following examples illustrate how to set super-threading optimization in various scenarios:

■ The following example illustrates RTL Compiler L launching a single process for super-threaded optimization on the machine on which RTL Compiler is currently running. In super-threaded optimization mode, the original process merely serves as a work-dispatcher. This will only slow synthesis compared to if no super-threading were specified due to inter-process communication overhead.

```
rc:/> set attribute super thread servers {localhost} /
```

The following example illustrates RTL Compiler launching three processes on the current machine for super-threading. If the current machine has at least three CPUs, a significant turn-around time reduction can be achieved.

```
rc:/> set attribute super thread_servers {localhost localhost localhost} /
```

■ RTL Compiler will support super-thread servers of different platform types. The following example illustrates RTL Compiler launching two remote server processes on the machine called linux33 and two processes on sun42.

```
rc:/> set attribute super thread servers {linux33 linux33 sun42 sun42} /
```

■ In the following example, three processes are specified on linux21:

```
rc:/> set_attribute super_thread_servers {linux21 linux21 linux21}
```

However, there are only two CPUs on linux21. In this case, three super-thread server processes will be launched but the operating system will divide processing time among the two existing CPUs so that each process only gets 2/3 of a CPU.

The turn-around time will be negligible compared to if only two super-thread servers has been specified.

Super-Threading

To turn off super-threading specify an empty list:

```
rc:/> set attribute super thread servers {}
```

If you want to pass commands to the LSF or SGE queueing systems, use the <a href="mailto:super\_thread\_batch\_command">super\_thread\_batch\_command</a> and <a href="mailto:super\_thread\_batch\_command">super\_thread\_kill\_command</a> attribute will pass commands to the queueing system when super-threading is launched, while the <a href="mailto:super\_thread\_kill\_command">super\_thread\_kill\_command</a> attribute will pass commands to remove jobs from the queuing system.

The following example passes the LSF bsub and bkill commands to the LSF queue. Specifically it passes the queue name, output filename, and job name It then specifies the bkill command with the super thread kill command attribute:



Do not use the bsub options -I, -Ip, or -Is. The super-threading behavior can become unpredictable with these LSF options.

The following example are comparable commands, except for the SGE  ${\tt qsub}$  and  ${\tt qdel}$  commands:

Your system administrator may want you to specify other options to bsub and qsub as well.

The following LSF example passes the batch\_linux64 -R "rusage [mem=8000]" argument to bsub:

**Note:** The escape characters ("\") are needed on the brackets ("[]") to prevent Tcl from evaluating the content of the expression.

■ You can super-thread on LFS and SGE queueing systems by specifying the batch argument. The following command launches two server processes on linux33 and two on either LSF or SGE (depending which queueing system was specified with the super thread batch command and super thread kill command attributes):

```
rc:/> set attribute super thread servers {linux33 linux33 batch batch} /
```

Super-Threading

■ If you invoked RTL Compiler with the -lsf\_cpus and -lsf\_queue options, they will be overridden by the parameters given to the super\_thread\_servers and bsub\_options attributes. In the following example two processes will be sent to LSF and the stormy queue used:

If you are using ClearCase, RTL Compiler does not automatically push a ClearCase view for jobs submitted to batch servers such as LSF or SGE. ClearCase will still be automatically detected and set for jobs submitted through the rsh command.

If a specified super-thread server does not reply in two minutes (120 seconds), the remote server process will be sent back to the dispatcher to process. Only the remote server process on the non-responsive server will be affected: all other processes will be honored.

■ In the following example, remote server processes are specified on linux33, linux41, and linux51. However, linux33 is too busy and cannot respond within the two minute time frame. As a result, the processes on linux41 and linux51 will continue but the process specified on linux33 will be sent back to the machine that dispatched the processes (localhost, for example).

```
rc:/> set attribute super thread servers {linux33 linux41 linux51}
```

The following example shows how to measure the "wall clock" time of a remote server process. The wall clock time is the elapsed time as opposed to the CPU time, which is returned by the runtime attribute. In this example, the wall clock time of the synthesize -to\_mapped command is measured:


You see that the command took 33.611 seconds to complete.

# Using Encounter RTL Compiler Super-Threading

# **Performing Synthesis**

- Overview on page 182
  - □ RTL Optimization on page 183
  - □ Global Focus Mapping on page 183
  - □ Global Incremental Optimization on page 183
  - □ Incremental Optimization (IOPT) on page 184
- Tasks on page 185
  - □ Synthesizing your Design on page 186
  - □ Setting Effort Levels on page 191
  - Quality of Silicon Prediction on page 192
  - □ Generic Gates in a Generic Netlist on page 193
  - □ Writing the Generic Netlist on page 198
  - □ Reading the Netlist on page 204
  - □ Analyzing the Log File on page 205

#### **Overview**



Synthesis is the process of transforming your HDL design into a gate-level netlist, given all the specified constraints and optimization settings.

In RTL Compiler, synthesis involves the following four processes:

- RTL Optimization on page 183
- Global Focus Mapping on page 183
- Global Incremental Optimization on page 183
- Incremental Optimization (IOPT) on page 184

Performing Synthesis

#### **RTL Optimization**

During RTL optimization, RTL Compiler performs optimizations like datapath synthesis, resource sharing, speculation, mux optimization, and carrysave arithmetic (CSA) optimizations. After this step, RTL Compiler performs logic optimizations like structuring and redundancy removal.

For more information on datapath synthesis, see <u>Datapath Synthesis in Encounter RTL</u> <u>Compiler</u>.

#### **Global Focus Mapping**

RTL Compiler performs global focus mapping at the end of the RTL technology-independent optimizations (during the synthesize -to\_mapped command).

This step includes restructuring and mapping the design concurrently, including optimizations like splitting, pin swapping, buffering, pattern matching, and isolation.

# **Global Incremental Optimization**

After global focus mapping, RTL Compiler performs synthesis global incremental optimization. This phase is mainly targeted at area optimization and power optimization (if enabled). Optimizations performed in this phase include global sizing of cells and optimization of buffer trees.

Performing Synthesis

#### **Incremental Optimization (IOPT)**

The final optimization RTL Compiler performs is incremental optimization. Optimizations performed during IOPT improve timing and area and fix DRC violations.

Optimizations performed during this phase include multibit cell mapping, incremental clock gating, incremental retiming, tie cell insertion, and assign removal.

For more information on multibit cell mapping, refer to <u>Mapping to Multibit Cells</u> in the *Encounter RTL Compiler Synthesis Flows*.

By default, timing has the highest priority and RTL Compiler will not fix DRC violations if doing so causes timing violations. This priority can be over ridden by setting the <code>drc\_first</code> attribute to <code>true</code>. In this case, all violations will be fixed as well as those paths with positive slack.

IOPT also includes Critical Region Resynthesis (CRR) which iterates over a small window on the critical path to improve slack. You can control CRR through the effort level argument in the synthesize command. It is asserted by specifying the high effort level.

If for some reason you need to cancel the RTL Compiler session in the middle of IOPT, press the <code>control-c</code> key sequence. You will be given a warning message with a particular IOPT state and brought back to the command line. Next time you enter a RTL Compiler session (with the same commands, constraints, script, etc. that preceded the <code>cntrl-c</code> halt) you can use specify the IOPT state at which you stopped with the <code>stop\_at\_iopt\_state</code> attribute. RTL Compiler will continue with the netlist it had generated at the specified state.

Performing Synthesis

# **Tasks**

- Synthesizing your Design on page 186
  - □ Synthesizing Submodules on page 188
  - □ Synthesizing Unresolved References on page 189
  - □ Re-synthesizing with a New Library (Technology Translation) on page 189
- Setting Effort Levels on page 191
- Quality of Silicon Prediction on page 192
- Generic Gates in a Generic Netlist on page 193
  - □ Generic Flop on page 194
  - ☐ Generic Latch on page 195
  - ☐ Generic Mux on page 195
  - □ Generic Dont-Care on page 197
  - □ Writing the Generic Netlist on page 198
  - □ Reading the Netlist on page 204

Performing Synthesis

# Synthesizing your Design

After you set the constraints and optimizations for your design, you can proceed with synthesis using the synthesize command. Synthesis is performed in two steps:

- 1. Synthesizing the design to generic logic (RTL optimizations are performed in this step).
- 2. Mapping to the technology library and performing incremental optimization.

These two sequential steps are represented by the synthesize command options -to\_generic and -to\_mapped (see Table 9-1):

- The synthesize -to generic command performs RTL optimization on your design.
  - **Note:** When the synthesize command is issued on an RTL design without any arguments, the -to generic option is implied.
- The synthesize -to\_mapped command maps the specified design(s) to the cells described in the supplied technology library and performs logic optimization.

The goal of optimization is to provide the smallest possible implementation of the design that satisfies the timing requirements. The three main steps performed by synthesize -to mapped option are:

- Technology-independent Boolean optimization
- Technology mapping
- □ Technology-dependent gate optimization

The synthesize -to\_mapped command queries the library for detailed timing information. After you use the synthesize -to\_mapped command to generate an optimized netlist, you can analyze the netlist using the report command and output it to a file using the write command. For more information on the write command, see "Writing Out the Design Netlist" on page 264.

Table <u>9-1</u> shows a matrix of actions performed by the synthesize command depending on the state of the design and the option specified.

# Using Encounter RTL Compiler Performing Synthesis

Table 9-1 Actions Performed by the synthesize Command

Specified Option	Current Design State		
	RTL	Generic	Mapped
No Option Specified	■ RTL Optimization	<ul><li>Mapping</li><li>Incremental</li><li>Optimizations</li></ul>	<ul><li>Unmapping</li><li>Mapping</li><li>Incremental Optimizations</li></ul>
-to_generic	■ RTL Optimization	■ Nothing	■ Unmapping
-to_mapped	<ul><li>RTL Optimization</li><li>Mapping</li><li>Incremental Optimizations</li></ul>	<ul><li>Mapping</li><li>Incremental Optimizations</li></ul>	<ul><li>Unmapping</li><li>Mapping</li><li>Incremental Optimizations</li></ul>
-to_placed	<ul> <li>RTL Optimization</li> <li>Mapping</li> <li>Placement</li> <li>Post-placement incremental optimizations</li> </ul>	<ul> <li>Mapping</li> <li>Placement</li> <li>Post-placement incremental optimizations</li> </ul>	<ul> <li>Placement</li> <li>Post-placement incremental optimizations</li> </ul>

Performing Synthesis

#### **Synthesizing Submodules**

In RTL Compiler you can have multiple designs, each with its own design hierarchy. The synthesize command allows you to synthesize any of these top-level designs separately.

Whenever you need to synthesize any submodule in your design hierarchy, use the <u>derive\_environment</u> command to promote this subdesign to a top-level design. The steps below illustrate how to synthesize a submodule:

**1.** Elaborate the top-level design, in which the submodule is contained, with the elaborate command:

```
rc:/> elaborate module_top
```

- 2. Apply constraints.
- **3.** Synthesize the design to gates using the low effort level (to more accurately extract the constraints):

```
rc:/> synthesize -to mapped -effort low
```

**4.** Promote the submodule into a top-level module using the derive\_environment command:

```
rc:/> derive environment -name <new top> -instance <new top instance name>
```

The new\_top module will have its own environment, since its constraints were derived from the top-level design. The new\_top module will now be seen as another top-level module in the Design Information Hierarchy.

```
rc:/> ls /designs
./ module top/ new top/
```

**5.** Write out the new top design constraints using the <u>write script</u> command:

```
rc:/> write script new top > new top.con
```

**6.** For the best optimization results, remove the derived new\_top module, re-read in the HDL file, elaborate the new\_top module, and then synthesize (in this case only the submodule will be synthesized):

```
rc:/> rm new_top
rc:/> read_hdl <read_RTL_files>
rc:/> elaborate <new_top>
rc:/> include new_top.con
rc:/> synthesize
```

**Note:** Alternatively, you can re-synthesize new\_top immediately after writing out the constraints without re-reading the HDL file. However, doing so might not provide the best optimization results:

```
rc:/> synthesize /designs/new top
```

Performing Synthesis

#### Synthesizing Unresolved References

In RTL Compiler, unresolved references are instances that do not have any library or module definitions. It is important to distinguish unresolved references from timing models. Timing models, also known as blackboxes, are library elements that have timing information, but no functional descriptions.

The ports of unresolved references are considered to be directionless. Unresolved references tend to cause numerous multidrivers. RTL Compiler will maintain any logic leading into or out of the I/Os of unresolved references and treat them as unconstrained.

# Re-synthesizing with a New Library (Technology Translation)

Technology translation and optimization is the process of using a new technology library to synthesize an already technology mapped netlist. The netlist is first read-in, and then "unmapped" to generic logic gates. The generic netlist would then be synthesized with the new library. The following example illustrates this process:

1. Read-in the mapped netlist using the read netlist command:

```
rc:/> read netlist mapped netlist.v
```

**2.** Use Tcl in conjunction with the <u>preserve</u> and <u>avoid</u> attributes to allow the flip-flops in the design to be optimized and mapped according to the new library:

```
rc:/> foreach cell [find /lib* -libcell *] {
==> set_attribute preserve false $cell
==> set_attribute avoid false $cell
==> }
```

**3.** Unmap the netlist to generic gates using the -to\_generic option of the <a href="mailto:synthesize">synthesize</a> command:

```
rc:/> synthesize -to generic
```

**4.** Write-out the generic netlist:

```
rc:/> write hdl -generic > generic netlist.v
```

**5.** Remove the design from the design information hierarchy:

```
rc:/> rm /designs/*
```

**6.** Set the new technology library:

```
rc:/> set attribute library new_library.lib
```

7. Re-read and elaborate the generic netlist

```
rc:/> read_hdl generic_netlist.v
rc:/> elaborate
```

**Performing Synthesis** 

**8.** Apply constraints and Synthesize to technology mapped gates using the -to\_mapped option of the synthesize command:

rc:/> synthesize -to\_mapped

After the final step, proceed with your RTL Compiler session.

Performing Synthesis

# **Setting Effort Levels**

You can specify an effort level by using the <code>-effort</code> {low | medium | high} option with the synthesize command. The possible values for the <code>-effort</code> option are as follows:

■ low

The design is mapped to gates, but RTL Compiler does very little RTL optimization, incremental clean up, or redundancy identification and removal. The low setting is generally not recommended.

medium (default setting)

RTL Compiler performs better timing-driven structuring, incremental synthesis, and redundancy identification and removal on the design.

■ high

RTL Compiler does the timing-driven structuring on larger sections of logic and spends more time and makes more attempts on incremental clean up. This effort level involves very aggressive redundancy identification and removal.

Performing Synthesis

# **Quality of Silicon Prediction**

Predict the quality of silicon through the synthesize -to\_placed command. This prediction process enhances the correlation between results from place and route pre-clock tree synthesis and the results from RTL Compiler.

Specifically, the synthesize -to\_placed command generates a Silicon Virtual Prototype (SVP) to gauge the quality of silicon of the design. The steps in the SVP creation process include:

- Placement
- Trial route
- Parasitic extraction

The detailed placement information and the resistance and capacitance parasitics are then used for delay calculation and annotation of physical delays.

The synthesize -to\_placed command will operate in incremental mode if the standard cells are placed. The synthesize -to\_placed command will perform virtual buffering by default.

For more information, refer to the RC-P Flow in Design with RTL Compiler Physical

Performing Synthesis

# **Generic Gates in a Generic Netlist**

RTL Compiler can write out a generic netlist, read it back in, and restore circuitry written into the netlist. In this process, the generic netlist may have some \*generic gates\* that are defined and understood by RTL Compiler.

There are four kinds of generic gates:

■ Generic Flop

CDN flop

Generic Latch

CDN latch

■ Generic Mux

CDN mux2

CDN mux3

CDN mux4

CDN mux5

...

■ Generic Dont-Care

CDN dc

When seeing a generic gate in the design description, RTL Compiler has built-in knowledge about its input and output interface, its function, and its implementation.

**Performing Synthesis** 

#### **Generic Flop**

endmodule

A CDN\_flop is a generic edge-triggered flip-flop. The following shows the CDN\_flop function and I/O interface:

#### **Generic Flop CDN\_flop**

```
module CDN flop (clk, d, sena, aclr, apre, srl, srd, q);
   input clk, d, sena, aclr, apre, srl, srd;
  output q;
  reg qi;
   assign #1 q = qi;
   always @(posedge clk or posedge apre or posedge aclr)
       if (aclr)
                        qi = 0;
       else if (apre)
                        qi = 1;
       else if (srl)
                        qi = srd;
       else
       begin
           if (sena)
                        qi = d;
       end
   initial
                        qi = 1'b0;
```

Performing Synthesis

#### **Generic Latch**

A CDN\_latch is a generic level-triggered latch. The following example shows the CDN\_latch function and I/O interface:

#### **Generic Latch CDN latch**

```
module CDN latch (ena, d, aclr, apre, q);
    input ena, d, aclr, apre;
    output q;
    reg qi
    assign #1 q = qi;
    always @(d or ena or apre or aclr)
        if (aclr)
                               qi = 0;
        else if (apre)
                               qi = 1;
        else
        begin
             if (ena)
                                qi = d;
        end
    initial
                               qi = 1'b0;
module
```

#### **Generic Mux**

The CDN mux\* gates are generic multiplexers. For example:

- CDN mux2 is a 2-to-1 mux
- CDN mux3 is a 3-to-1 mux
- CDN mux4 is a 4-to-1 mux
- CDN mux5 is a 5-to-1 mux

The following example shows the CDN mux2 function and I/O interface:

Performing Synthesis

#### Generic Mux CDN\_mux2

The following example shows the CDN mux3 function and I/O interface:

#### **Generic Mux CDN\_mux3**

The following example shows the CDN mux5 function and I/O interface:

Performing Synthesis

#### **Generic Mux CDN\_mux5**

```
module CDN mux5 (sel0, data0, sel1, data1,
        sel2, data2, sel3, data3, sel4, data4, z);
    input sel0, data0, sel1, data1,
        sel2, data2, sel3, data3, sel4, data4;
    output z;
    wire data0, data1, data2, data3, data4;
    wire sel0, sel1, sel2, sel3, sel4;
    req z;
    always @(sel0 or data0 or sel1 or data1 or sel2 or
        data2 or sel3 or data3 or sel4 or data4)
    case ({sel0, sel1, sel2, sel3, sel4})
            5'b10000: z = data0;
            5'b01000: z = data1;
            5'b00100: z = data2;
            5'b00010: z = data3;
            5'b00001: z = data4;
            default: z = 1'bx;
    endcase
endmodule
```

#### **Generic Dont-Care**

A CDN\_dc is a dont-care gate. The following example shows the CDN\_dc function and I/O interface:

#### Generic Dont-Care Gate CDN\_dc

```
module CDN_dc (cf, dcf, z);
   input cf, dcf;
   output z;
   wire z;
   assign z = dcf ? 1'bx : cf;
endmodule
```

There are two input pins and one output pin. The z output pin is the data output. The cf input pin is the data input that provides the care function. The dcf input pin is an active-high dont-care control that provides the dont-care function. The output data is a dont-care, for example 1'bx, if the dont-care control is active and if the dcf input is 1. The  $CDN_dc$  gate is a feed-through from the cf input to the z output, if the dont-care control pin is inactive, such as if the dcf input is 0.

Performing Synthesis

# **Writing the Generic Netlist**

#### **SYNTHESIS Macro**

The write\_hdl -g command describes these generic gates, but encloses each one with a pair of ifdef-endif Verilog compiler directives. For example:

```
`ifdef SYNTHESIS
`else
  module CDN_latch (ena, d, aclr, apre, q);
    ...
  endmodule
`endif
```

The if-branch is empty. To make it Verilog-1995 compatible, the tool does not use the `ifndef directive.

Using the write\_hdl -g command may produce a netlist that has a mixture of Verilog primitives and RTL Compiler generic gates.

#### **Example Generic Netlists**

The following examples show how the generic gates are used in the generic netlist.

The following is the synthesis flow used in these examples:

```
set_attribute library tutorial.lbr
set_attribute hdl_ff_keep_feedback false
read_hdl test.v
elaborate
write_hdl -g
```

Setting the hdl\_ff\_keep\_feedback attribute to false tells RTL Compiler to use the sena logic inside of the generic flop to implement the load enable logic. If you do not set this attribute, RTL Compiler uses the glue logic outside of the generic flop to implement the load enable logic.

Performing Synthesis

#### CDN\_flop

With the following the RTL code shown in Example 9-1, RTL Compiler produces a netlist, such as shown in Example 9-2.

#### Example 9-1 RTL Code Inferring Flop With sync\_set\_reset

#### **Example 9-2 Generic Netlist From Example 9-1**

Using the sync\_set\_reset pragma tells RTL Compiler to use the srl and srd logic inside of the generic flop to implement the sync set and reset logic. If you do not set this pragma, RTL Compiler uses the glue logic outside of the generic flop to implement the sync set and reset logic.

With the RTL code, as shown in Example 9-3, RTL Compiler produces a netlist, such as shown in Example 9-4.

#### Example 9-3 RTL Code Inferring Flop With async\_set\_reset

Performing Synthesis

#### **Example 9-4 Generic Netlist From Example 9-3**

#### CDN\_latch

With the following RTL code, as shown in Example 9-5, RTL Compiler produces a netlist, such as the one shown in Example 9-6.

#### Example 9-5 RTL Code Inferring Latch

# **Example 9-6 Generic Netlist From Example 9-5**

```
module test (q, d, g, rstn);
    input d, g, rstn;
    output q;
    wire d, g, rstn, q, rst;
    not g1 (rst, rstn);
    CDN_latch q_reg (.d(d), .ena(g), .aclr(rst), .apre(1'b0), .q(q));
endmodule

`ifdef SYNTHESIS
`else
module CDN_latch (ena, d, aclr, apre, q);
...
endmodule
`endif
```

Using the async\_set\_reset pragma tells RTL Compiler to use the apre and acrl logic inside of the generic latch to implement the async set and reset logic. If you do not set this pragma, RTL Compiler uses glue logic outside of the generic latch to implement the async set and reset logic.

Performing Synthesis

#### CDN\_mux

With the following RTL code, as shown in Example 9-7, RTL Compiler produces a netlist, such as shown in Example 9-8.

#### Example 9-7 RTL Code Inferring 2-to-1 Mux

```
module test (y, a, b, s); // 2-to-1 mux
   input s;
   input [2:0] a, b;
   output [2:0] y;
   assign y = s ? b : a;
endmodule
```

#### **Example 9-8 Generic Netlist From Example 9-7**

```
module mux (ctl, in 0, in 1, z);
    input [1:0] ctl;
    input [2:0] in 0, in 1;
    output [2:0] z;
    wire [1:0] ctl;
    wire [2:0] in 0, in 1;
    wire [2:0] z;
    CDN mux2 g1 (.sel0(ctl[1]), .data0(in 0[2]), .sel1(ctl[0]), .data1(in 1[2]),
                  .z(z[2]));
    CDN mux2 g4 (.sel0(ctl[1]), .data0(in 0[1]), .sel1(ctl[0]), .data1(in 1[1]),
                  .z(z[1]));
    CDN mux2 g5 (.sel0(ctl[1]), .data0(in 0[0]), .sel1(ctl[0]), .data1(in 1[0]),
                  .z(z[0]);
endmodule
module test (y, a, b, s);
    input s;
    input [2:0] a, b;
    output [2:0] y;
    wire [2:0] a, b;
    wire [2:0] y;
    wire s, s_inv;
    not g2 (s inv, s);
    mux m1 (.\overline{ctl}(\{s \text{ inv, } s\}), .in O(a), .in I(b), .z(y));
endmodule
`ifdef SYNTHESIS
module CDN mux2 (sel0, data0, sel1, data1, z);
endmodule
endif
```

With the following RTL code, as shown in Example 9-9, RTL Compiler produces a netlist, such as shown in Example 9-10.

Performing Synthesis

#### **Example 9-9 RTL Code Inferring 5-to-1 Mux**

```
module test (y, a, b, c, d, e, s); // 5-to-1 mux
  input [2:0] s;
  input [2:0] a, b, c, d, e;
  output [2:0] y;
  reg [2:0] y;
  always @(a or b or c or d or e or s)
      case (s) // cadence full_case parallel_case
      3'b000: y = a;
      3'b001: y = b;
      3'b010: y = c;
      3'b011: y = d;
      3'b100: y = e;
      default: y = 5'bx;
  endcase
endmodule
```

Performing Synthesis

#### Example 9-10 Generic Netlist From Example 9-9

```
module mux (ctl, in 0, in 1, in 2, in 3, in 4, z);
    input [4:0] ctl;
    input [2:0] in 0, in 1, in 2, in 3, in 4;
    output [2:0] z_{i}
    wire [4:0] ctl;
    wire [2:0] in 0, in 1, in 2, in 3, in 4;
    wire [2:0] z;
     \texttt{CDN\_mux5 g4 (.sel0(ctl[4]), .data0(in\_0[1]), .sel1(ctl[\overline{3}]), .data1(in\_1[1]), } 
                   .sel2(ctl[2]), .data2(in_2[1]), .sel3(ctl[1]), .data3(in_3[1]),
                   .sel4(ctl[0]), .data4(in_4[1]), .z(z[1]));
    CDN mux5 g5 (.sel0(ctl[4]), .data0(in 0[0]), .sel1(ctl[3]), .data1(in 1[0]),
                   .sel2(ctl[2]), .data2(in_2[0]),.sel3(ctl[1]), .data3(in_3[0]),
                   .sel4(ctl[0]), .data4(in^4[0]), .z(z[0]));
endmodule
module test (y, a, b, c, d, e, s);
    input [2:0] a, b, c, d, e;
    input [2:0] s;
    output [2:0] y;
    wire [2:0] a, b, c, d, e;
    wire [2:0] s, s inv;
    wire [2:0] y;
    wire m000, m001, m010, m011, m100;
    wire s000, s001, s010, s011, s100; not v2 (s_inv[2], s[2]); not v1 (s_inv[1], s[1]);
    not v0 (s inv[0], s[0];
    \max \ \text{m1} \ (.\overline{\text{ctl}}(\{s000, \ s001, \ s010, \ s011, \ s100\}), \ .in \ 0(a), .in \ 1(b), \ .in \ 2(c),
              .in_3(d), .in_4(e), .z(y);
    nand m0 (m0\overline{0}0, s_inv[\overline{2}], s_inv[1], s_inv[0]);
    nand m1 (m001, s_{inv}[2], s_{inv}[1], s_{i}[0]
                                         s_inv[0]);
    nand m2 (m010, s_{inv}[2], s_{inv}[1],
    nand m3 (m011, s_inv[2], s[1],
nand m4 (m100, s[2], s_inv
                                           s[0]
                                s inv[1], s inv[0]);
    not i0 (s000, m000);
    not i1 (s001, m001);
    not i2 (s010, m010);
    not i3 (s011, m011);
    not i4 (s100, m100);
endmodule
`ifdef SYNTHESIS
`else
module CDN mux5 (sel0, data0, sel1, data1, ...);
endmodule
`endif
```

Performing Synthesis

# Reading the Netlist

This section applies to both the read\_hdl command and the read\_hdl -netlist command.

As described in Chapter 6.2 of IEEE Std 1364.1-2002, RTL Compiler, by default, has a macro named SYNTHESIS defined. Therefore, RTL Compiler does not see the description of the generic gates and RTL Compiler does not re-synthesize generic gates found in the design description, if any.

However, if the input HDL code defines any of these module/entity names - CDN\_flop, CDN\_latch, CDN\_mux\*, or CDN\_dc - your definition takes precedence. With any of these special names:

- If your definition cannot be found in the input HDL code, RTL Compiler uses the built-in generic definition.
- If your definition is found in the input HDL code, RTL Compiler does not try to identify whether it is the same as (or equivalent to) what the write\_hdl -g command writes out; RTL Compiler synthesizes your description.

In a bottom-up structural flow, the following scenario can happen. At an early stage of netlist loading, RTL Compiler cannot resolve a CDN\_flop, CDN\_latch, CDN\_mux\*, CDN\_dc instantiation. Therefore, RTL Compiler uses the built-in generic definition for it. At a later stage of netlist loading, RTL Compiler finds the description in another netlist file and uses it for the previous instance that has been \*linked\* to the built-in generic definition. In other words, the previous decision to use the built-in generic definition for that instance of CDN\_flop, CDN\_latch, CDN\_mux\*, CDN\_dc is overridden. Your definition takes precedence, even if it comes from a different netlist file.

Performing Synthesis

# **Analyzing the Log File**

Log files contain information recorded during any activity within the tool, including all manually typed commands and all messages printed to stdout.

The following topics will be useful for analysis if you encounter an issue and the complete log file cannot be sent.

- Status Messages on page 205
- Reporting Area in the Log File on page 205
- Incremental Optimization on page 206
- Reporting Run Time on page 207
- Generating Target Timing Values on page 207
- Global Map Report on page 209
- Tracking Total Negative Slack on page 210

#### Status Messages

During certain processes, like optimization, RTL Compiler will print status messages that indicate its activity level or progression. For example, during optimization, you might encounter the following short messages:

```
Pruning unused logic...

Analyzing hierarchical boundaries...

Performing redundancy-removal...
```

These messages correspond to internal events that are occurring and are printed to provide you with a status, not as an aid for debugging. They can be viewed as textual representations of the hourglass that appears when launching GUI based applications: they covey that the tool is actively trying to process something.

#### Reporting Area in the Log File

The area report found in the log file is identical to the one generated through the <u>report area</u> command. See <u>Generating Area Reports</u> on page 238 for a detailed explanation of area reporting.

Performing Synthesis

#### **Incremental Optimization**

Incremental optimization is the process of incrementally optimizing mapped gates. Therefore, it is only available after the synthesize -to\_mapped command has been issued or the gates of the design have already been mapped from a previous synthesis session. The following information shows the current slack and critical path start points and end points:

This information in the incremental optimization phase shows the different routines that are called, their run time, and so on.

Trick	Calls		Accepts	Attempts			Time	
glob_delay	10	(	0	/	10	)	21430	
crit_upsz	7831	(	788	/	1616	)	47890	
crit_dnsz	2484	(	118	/	1581	)	54230	
load_swap	668	(	64	/	260	)	3440	
crit_swap	557	(	37	/	147	)	2600	
dup	353	(	2	/	37	)	1430	
un_buffer	0	(	0	/	0	)	0	
fopt	423	(	12	/	125	)	2770	
setup_dn	6	(	0	/	6	)	3870	
exp	18	(	14	/	54	)	5200	

```
Final optimization status
```

```
Group
Total - - DRC Totals - -
Total Worst Max Max
Operation Area Slacks Cap Fanout
```

Performing Synthesis

In addition to the optimization operation, total area, maximum capacitance, and maximum fanout values, a group total worst slack value is reported. This value reports the sum of the worst violations among all cost groups.

#### **Reporting Run Time**

If you want to retrieve the run time that includes the first issued command to the end of the last command, query the runtime attribute. This feature is available at anytime and does not include the run time query itself. This is a root attribute.

➤ To report RTL Compiler's design process time in CPU seconds, not actual clock time, type the following command:

```
rc:/> get_attribute runtime /
```

The value is printed to stdout. To format the output, use the following command:

```
puts "The RUNTIME is [get attribute runtime /]"
```

➤ To report memory utilization, type the following command:

```
rc:/> get_attribute memory_usage /
or
rc:/> puts "The MEMORY USAGE is [get attr memory usage]" /
```

RTL Compiler will return the memory usage in kilobytes.



To get reference points throughout the synthesis process, use these commands in your script after elaboration, synthesize -to\_generic, synthesize -to mapped, and at the end of the session.

# **Generating Target Timing Values**

Target timing values help you determine whether the design goals are realistic. RTL Compiler can generate a target timing number before completing synthesis. This number is based upon the fastest speed that the design can accommodate given the specified clock period.

Performing Synthesis

This number is generated after roughly one third of the total synthesis run time, so you can decide whether or not to let RTL Compiler proceed with synthesis.

To generate this number in the log file (or in stdout), ensure that the map\_timing attribute is set to true (its default value) in your script before loading or elaborating your design:

```
rc:/> set attribute map timing true
```

The log file will have the output similar to the example shown below.

```
Cost Group 'C2C':-
max rise (Pin: top execexec/top execmac/mac reg/reg out [15]/d) target
                                                                       97
   Pin
                              Type
                                   Fanout Load Arrival
                                                           (fF) (ps)
(clock gg clk)
                                <<< launch
                                                                      0 R
top execexec
reg out [0]/clk
       reg out [0]/q (u) unmapped d flop 36 30.0
   top execm 8x8 n reg 0/reg out[0]
       g690/in 0
       q690/z
                      (u) unmapped not 40 200.0
       cb parti689/top execpart gen 11 4 select dup[2]
   top execpart gen 11 5/select dup[0]
                             (u) unmapped nand2 3 15.0
      q t830/z
     top execcmp62 wl high/x2[6]
. . . .
                             (u) unmapped nand2 5 25.0
       g t2438/z
   top execcmp42 wl all/top execout1[14]
    cb parti693/top execcmp42 wl all top execout1[7]
       g t1084/in 1
       cb parti693/top execm mac pp1src[7]
   top execmul 16x16 8x8/top execm mac pp1src[15]
    mac pp1 reg/reg in[15]
```

#### Performing Synthesis

```
reg_out_no_delay_reg[15]/d <<< unmapped_d_flop
reg_out_no_delay_reg[15]/clk setup

(clock gg_clk) capture 810 R

Exception : 'path_adjusts/adjust_C2C' path adjust -100ps

Cost Group : 'C2C' (path_group 'C2C')

Start-point : top_execexec_no_cmp_2/top_execmac/top_execm_mac_dual_8x8_n_reg_0/reg_out_no_delay_reg[0]/clk

End-point : top_execexec_no_cmp_2/top_execmac/mac_pp1_reg/reg_out_no_delay_reg[15]/d
```

The global mapper estimates a slack for this path of 97ps.

- When the target is positive, RTL Compiler can achieve a faster clock speed, which is the specified clock period minus the target number.
- When the target is negative, RTL Compiler might produce a violation by this target value by the end of optimization.
- When target is a large negative number, you might want to reconsider your constraints for more realistic values.

Along with the target number, RTL Compiler will show the probable critical path. You should verify if this is a valid path in your design.

**Note:** In some cases, unspecified false paths might show up as the critical path.

#### **Global Map Report**

In the global mapping status report, RTL Compiler shows the worst critical path with the corresponding total area and the worst negative slack on different processing stages (global\_map, fine\_map, area\_map). As each step is processed, RTL Compiler tries to meet or improve the timing and then to reduce the area without degrading the worst critical path timing.

#### Performing Synthesis

Operation	Area	Slack	Worst Path
global_map	8143	-139	decode_reg_10/CK> go_data_reg/D
fine_map	7238	-181	<pre>decode_skip_one_reg/CK&gt; go_prog_reg/D</pre>
area_map	7245	-111	<pre>decode_reg_10/CK&gt; read_data_reg/D</pre>
area_map	7192	-117	<pre>decode_reg_14/CK&gt; two_cycle_reg/D</pre>
area_map	7212	-111	<pre>decode_reg_10/CK&gt; go_data_reg/D</pre>

## **Tracking Total Negative Slack**

During the optimization process (synthesize -to\_mapped) RTL Compiler reports the Worst Negative Slack information in the log files. This information will be listed under the Global mapping status, Local delay optimization status, and Final optimization status sections of the log file.

```
Global mapping status
==============
            Worst
        Total Neg
       Area Slack Worst Path
Operation
______
Incremental optimization status
Worst
        Total Neg
        Area Slack Worst Path
______
init delay 2671 1368 I1/cout reg 0/CK --> flag5
Final optimization status
______
            Worst - - DRC Totals - -
        Total Neg
                Max
                     Max
Operation
      Area Slack
                Trans Cap
______
       2671 1368
init drc
     Path: I1/cout reg 0/CK --> flag5
```

Performing Synthesis

Depending on whether the *endpoint\_slack\_opto* attribute is turned on, RTL Compiler will work on either the Worst Negative slack or all the violating paths. You can track RTL Compiler's progress by looking at the Worst Path column in the log file.

As RTL Compiler works on the paths, the Total Area will be adjusted accordingly.

# Using Encounter RTL Compiler Performing Synthesis

10

# **Retiming the Design**

- Overview on page 214
  - □ Retiming for Timing on page 215
  - □ Retiming for Area on page 215
- <u>Tasks</u> on page 216
  - □ Retiming Using the Automatic Top-Down Retiming Flow on page 216
  - Manual Retiming (Block Level Retiming) on page 218
  - □ Incorporating Design for Test (DFT) and Low Power Features on page 220
  - □ Localizing Retiming Optimizations to Particular Subdesigns on page 223
  - □ Controlling Retiming Optimization on page 223
  - Retiming Registers with Asynchronous Set and Reset Signals on page 224
  - □ Identifying Retimed Logic on page 228
  - □ Retiming Multiple Clock Designs on page 229


Retiming the Design

# **Overview**

Retiming is a technique for improving the performance of sequential circuits by repositioning registers to reduce the cycle time or the area without changing the input-output latency. This technique is generally used in datapath designs. Pipelining is a subset of retiming where sufficient stages of registers are added to the design. The retiming operation distributes the sequential elements at the appropriate locations to meet performance requirements. Thus, retiming allows you to improve the performance of the design during synthesis without having to redesign the RTL. Retiming does not change or optimize the existing combinational logic.

Figure <u>10-1</u> shows how to use retiming to reduce the clock period from 6ns to 5ns.

Figure 10-1 Retiming for Minimum Delay



RTL Compiler supports both automatic and manual retiming.

Retiming the Design


# **Retiming for Timing**

Improving the clock period or timing slack is the most common use of retiming. This can be a simple pipelined design, which contains the combinational logic describing the functionality, followed by the number of pipeline registers that satisfy the latency requirement. It can also be a sequential design that is not meeting the required timing. RTL Compiler distributes the registers within the design to provide the minimum cycle time. The number of registers in the design before retiming may not be the same after retiming because some of the registers may have been combined or replicated.

# **Retiming for Area**

Retiming does not optimize combinational logic and hence the combinational area remains the same. When retiming for area, RTL Compiler moves registers in order to minimize the register count without worsening the critical path in the design. A simple scenario on how registers can be reduced is shown in Figure 10-2.

Figure 10-2 Retiming for Area



Retiming the Design

# **Tasks**

- Retiming Using the Automatic Top-Down Retiming Flow on page 216
- Manual Retiming (Block Level Retiming) on page 218
- Incorporating Design for Test (DFT) and Low Power Features on page 220
- Localizing Retiming Optimizations to Particular Subdesigns on page 223
- Retiming Multiple Clock Designs on page 229

# Retiming Using the Automatic Top-Down Retiming Flow

In the top-down (implicit) retiming flow, RTL Compiler retimes those blocks that were marked with the retime attribute. In this flow, retiming focuses on minimizing the delay. To retime the design to minimize area, you must use the manual retiming flow. See <u>Manual Retiming</u> (Block <u>Level Retiming</u>) on page 218 for more information about manual retiming.

If the retime attribute is set on a top level design, all the subdesigns will also be retimed. Use this flow when retiming is part of a well-planned synthesis strategy and the design has retimeable subdesigns. Set the retime attribute to true on the desired modules after elaboration and then synthesize the entire design with


synthesize -to\_mapped. No special command is needed: RTL Compiler automatically derives appropriate constraints, synthesizes, and retimes the specified modules.

When synthesizing, you must synthesize to a technology mapped netlist. That is, you must specify the synthesize -to\_mapped command. Using synthesize -incremental or synthesize -to\_generic for example, will not result in retimed modules despite the retime attribute specification.

Figure <u>10-3</u> depicts a small, hierarchical design with three levels of hierarchy. The top level module is called Top. Submodules A, B, and C represent the next level down while the D submodule represents the last level. Thus, subdesign B contains subdesign D and some glue logic.

Retiming the Design

Figure 10-3 Graphic Illustration of a Hierarchical Design



#### **Example 10-1 Top-Down Retiming on Submodules**

The following example illustrates how to retime only the  $\mathbb{A}$  and  $\mathbb{D}$  modules referred to in Figure 10-3:

**1.** Read the HDL for the entire design using the following command:

```
rc:/> read hdl Top.v
```

**2.** Elaborate the top level design using the following command:

```
rc:/> elaborate Top
```

**3.** Set the retime retiming attribute on the subdesigns you want to retime. In this example, this would be A and D:

```
rc:/> set_attribute retime true /designs/Top/subdesigns/A
rc:/> set attribute retime true /designs/Top/subdesigns/B/subdesign/D
```

**Note:** This step enables automatic retiming. The specified modules will now automatically be retimed during synthesis.

**4.** Apply top-level design constraints in SDC or by using the RTL Compiler native format and optimization settings. In the following step, SDC is used:

```
rc:/> read_sdc top.sdc
rc:/> include top.scr
```

The top.scr file contains the optimization settings. There is no need to specify any special or "massaged" constraints in this top-down automatic flow.

**5.** Synthesize the design top-down using the following command:

```
rc:/> synthesize -to mapped
```

During this step the design is optimized, including technology independent RTL optimization, advanced datapath synthesis, global focus mapping, and incremental optimization. During the mapping phase, retiming is performed automatically on the blocks marked with the retime attribute and focuses on minimizing the delay.

Retiming the Design

**Note:** For retiming in this automatic top-down flow, you must use the synthesize -to\_mapped command to realize retiming optimization in the specified modules.

**6.** Evaluate the results using the following commands:

```
rc:/> report timing
rc:/> report gates
rc:/> report area
```

If you wanted to retime Top and all its subdesigns, not just A and D, merely set the retime attribute on Top:

```
rc:/> set_attribute retime true /designs/Top/
```

# **Manual Retiming (Block Level Retiming)**

Use the manual retiming method when you want to retime specific sub-blocks in your design. Manual retiming does not involve a flow, like automatic top-down retiming. Instead, your specific retiming scenarios dictate which and when retiming commands and attributes are used.

#### Synthesizing for Retiming

Designs intended for retiming should be synthesized with realistic constraints to account for any pipeline stages.

Synthesize for retiming by either using the path\_adjust command before synthesis or synthesize the design automatically while deriving realistic constraints using the -prepare option of the retime command:

```
rc:/> retime -prepare
```

As the option named implies, retime -prepare "prepare" the design for retiming by deriving the appropriate constraints and synthesizing to a gate-level design that is ready for retiming. When retiming is subsequently performed, the original constraints will be used and not those derived with the -prepare option.

**Note:** If you are retiming to minimize area with the <code>-min\_area</code> option, do not use the <code>-prepare</code> option at all. See Retiming for Minimum Area on page 219 for more information.

Retiming the Design

#### **Retiming for Minimum Delay**

Perform block level retiming on a block by block basis to further optimize the design, thereby minimizing the delay or area. This is performed on a gate-level design that has been synthesized.

Pipelined designs should first be synthesized with their pipeline constraints. Otherwise, synthesis will produce a design with a larger area due to over constraining. This expanded area cannot be minimized even with subsequent synthesis optimizations.

When you are retiming to optimize for timing on only one design or subdesign, you can use the -prepare and -min delay options together:

```
rc:/> retime -prepare -min delay
```

Alternatively, you can issue retime -prepare before retime -min\_delay sequentially:

```
rc:/> retime -prepare
rc:/> retime -min delay
```

If you are specifying multiple subdesigns, then issuing the commands separately will first map all subdesigns and then retime them. If you specify the options together on multiple subdesigns, then each subdesign will be mapped and retimed before the next subdesign is processed.

#### **Retiming for Minimum Area**

Retiming can recover sequential area from a design with both easy to meet timing goals and a positive slack from the initial synthesis. Retiming a design that does not meet timing goals after the initial synthesis could impact total negative slack: the paths with the better slack can be "slowed down" to the range of worst negative slack.

Use retiming to try to recover area with the following command:

```
rc:/> retime -min area
```

Do not use the -prepare option at all if you are retiming to minimize area.

The following two examples illustrate scripts that perform block level manual retiming. Example 10-2 does not use the retime -prepare command while Example 10-3 does. Example 10-3 does not require the removal of any path adjust or multi-cycle constraints.

#### Example 10-2 Retiming without Using the retime -prepare Command

```
read_hdl <block.v>
elaborate
```

Retiming the Design

#### Example 10-3 Retiming Using the retime -prepare Command

```
read_hdl <block.v>
elaborate
include design.constraints
retime -prepare
report timing
retime -min_delay
report timing
report gates
synthesize -to_mapped -incremental
```

As both of the above examples illustrate, it is best to specify the -incremental option with the synthesize -to\_mapped command because doing so will generally yield realize faster run-times.

# Incorporating Design for Test (DFT) and Low Power Features

There are two flows that involve retiming a design with DFT and low power features. One is the recommended flow, while the other is available if the recommended flow cannot be pursued.

The recommended flow involves setting the retiming, DFT, and low power attributes before sythesizing the design to gates. The following example illustrates this flow.

#### Example 10-4 Recommended Flow for Retiming with DFT and Low Power

```
set attribute lp insert clock gating true /
```

Retiming the Design

```
set attribute lp insert operand isolation true /
read hdl teagan.v
elaborate
set attribute lp clock gating max flops 18 /designs/*
set attribute lp clock gating min flops 6 /designs/*
set attribute lp clock gating test signal test signal /designs/top design
set attribute max leakage power number /designs/top design
define dft test mode test mode signal
define dft shift enable shift enable signal
check dft rules
set attribute retime true [design | subdesign]
synthesize -to mapped
report timing
report clock gating
report dft registers
connect scan chains -auto
report dft chains
synthesize -to mapped -incremental
```

**Note:** If you have multiple clock-gating cells for the same load-enable signal (for example, you are limiting the fanout of a clock-gating cell), retiming will put all the flops driven by the same clock-gating cell in a separate, single class. Flops with different classes would not be merged.

- See <u>Design for Test in Encounter RTL Compiler</u> for more information on DFT.
- See <u>Low Power in Encounter RTL Compiler</u> for more information on low power.

The following example illustrates an alternative flow that involves retiming the design after it has been mapped to gates: the clock-gating logic has been inserted and the scan flops have been mapped. In this flow, the retime command is explicitly issued (indicating manual retiming) whereas in the recommended flow only the retime attribute was specified (indicating automatic, top-down retiming).

#### Example 10-5 Alternative Flow for Retiming with DFT and Low Power

```
set_attribute lp_insert_clock_gating true /
set_attribute lp_insert_operand_isolation true /
```

Retiming the Design

```
read hdl teagan.v
elaborate
set attribute lp clock gating max flops 18
set attribute lp clock gating min flops 6
set attribute dft scan style {muxed scan|clocked lssd scan} /
define dft test mode test mode signal
define dft shift enable shift enable signal
check dft rules
synthesize -to mapped
                                        //Synthesizes the netlist that has
                                         //the scan flops and clock gating logic
set attribute unmap scan flops true /
retime -min delay
report timing
replace scan
connect scan chain -auto create
report dft chains
report clock gating
report dft setup
synthesize -to mapped -incremental
report timing
```

- You do not have to issue the retime -prepare command in this flow. An exception would be if the design contains pipelining and the original constraints are not well adjusted for retiming. In such a case, issuing retime -prepare before retime -min delay could help achieve better area and timing.
- The scan flops must be unmapped after synthesizing to gates. Otherwise, all the scan flops will not to be retimed. Furthermore, since the scan flops must be unmapped before retiming, the scan chains will become unconnected. As the example above illustrates, the scan chains must be restitched with the connect\_scan\_chain command.
- The replace\_scan command needs to be used in this flow because scan flops are replaced with simple flops during retiming. Consequently, the original flops could be replaced with bigger scan flops. As the example above illustrates, it is recommended that you perform an incremental optimization to resize such flops for timing.

See <u>Design for Test in Encounter RTL Compiler</u> for more information on DFT.

Retiming the Design

See <u>Low Power in Encounter RTL Compiler</u> for more information on low power.

## Localizing Retiming Optimizations to Particular Subdesigns

Use the retime\_hard\_region attribute to contain the retiming operations to a specific subdesign. By default, RTL Compiler operates on all retimeable logic through all levels of hierarchy. Therefore, if multiple subdesigns on the same level of hierarchy are being retimed, their interfaces may get modified. Setting the retime\_hard\_region attribute on these subdesigns will localize the retiming operations to the submodule boundaries. However, doing so will have a negative impact on QoS.

The following example prevents all the registers in the SUB\_1 subdesign from being moved across its boundary:

```
rc:/> set_attribute retime_hard_region true [find / -subdesign SUB_1]
    Setting attribute of subdesign SUB_1: 'retime_hard_region' = true
```

# **Controlling Retiming Optimization**

Use the dont\_retime attribute to control which sequential instances can be moved around and which should not be moved. For example:

```
rc:/designs/retime_eg/instances_seq/U1> set_attribute dont_retime true a_reg1
rc:/designs/retime eg/instances seq/U2> set attribute dont retime true B reg
```

**Note:** Set the dont retime attribute before using the retime command.

An object specified with the dont\_retime attribute is treated as a boundary for moving flops, thus, flops cannot move over it. Although retiming is only available on sequential instances, RTL Compiler does not consider the following objects for retiming:

- Asynchronous registers with both set and reset signals (but does consider registers with either a set or reset signal)
- Latches
- Preserved modules
- RAMs
- Three-state buffers
- Unresolved references

All sequential registers that are part of the following timing exceptions are treated as implicit dont retime objects:

Retiming the Design

- false path
- multicycle path
- path adjust
- path delay
- preserved sequential cells (sequential cells marked with the preserve attribute)

**Note:** During retiming, registers which belong to a path\_group will be removed from the path\_group. After retiming, the original path\_group constraints will have to be re-applied if they are needed for static timing analysis or optimization purposes.

## **Retiming Registers with Asynchronous Set and Reset Signals**

Setting the <u>retime\_async\_reset</u> attribute to true will retime those registers that have either a set or reset signal. Registers that have both set and reset signals will not be retimed in any case.

Figures  $\underline{10-4}$  through  $\underline{10-6}$  below illustrate the my\_flop register experience retiming as well as retiming with asynchronous reset optimization.

Retiming the Design

Figure 10-4 Register with Asynchronous Reset






Figure 10-5 Register with Asynchronous Reset after Retiming



Retiming the Design

Figure 10-6 Register with Asynchronous Reset after Retiming and Optimization



The retime\_async\_reset and retime\_optimize\_reset attributes are root attributes and they should be set before issuing the retime command:

Note: Using the retime async reset attribute can cause longer run-times.

Retiming the Design

#### **Example 10-6 Retiming Asynchronous Registers with Set and Reset Signals**

```
rc:/> set_attribute retime_async_reset true /
rc:/> set_attribute retime_optimize_reset true /
rc:/> retime -prepare
rc:/> retime -min_delay
```

By default, registers with either set or reset or both assume the <code>dont\_retime</code> attribute and consequently they will not be retimed. If retiming is initially performed without enabling the <code>retime\_async\_reset</code> attribute, such registers cannot be retimed later unless the <code>dont\_retime</code> is removed. Therefore, enable the <code>retime\_async\_reset</code> attribute before the initial retiming.

**Note:** Enabling the retime\_async\_reset attribute could impact run-time because the tool needs to ensure that the initial condition of the set and reset is preserved. Registers with both asynchronous set and reset signals will not be retimed in any case.

# **Identifying Retimed Logic**

You can identify which registers were moved due to retiming optimization with the retime\_reg\_naming\_suffix attribute. The attribute allows you to specify a particular suffix to the affected registers. By default, the \_reg suffix is appended. You must specify this attribute before you retime the design.

The following example instructs RTL Compiler to add the \_\_retimed\_reg suffix to all registers that are moved during retiming optimization:

```
rc:/> set_attribute retime_reg_naming_suffix __retimed_reg
Setting attribute of root /: 'retime reg naming suffix' = retimed reg
```

The affected registers could look like the following example:

```
D_F_LPH0002_H retime_16__retimed_reg(.E (ck), .D (n_118), .L2N (n_159));
D_F_LPH0001_E retime_17__retimed_reg((.E (ck), .D (n_118), .L2 (n_158));
D_F_LPH0002_E retime_8__retimed_reg((.E (ck), .D (n_112), .L2N (n_165));
```

RTL Compiler also allows you to retrieve the original names of the retimed registers through the trace\_retime and retime\_original\_registers attributes. Mark the registers you want to track with the trace\_retime attribute and use the retime\_original\_registers attribute to return the original names of those registers that were marked with the trace\_retime attribute.

Retiming the Design

The following example specifies that all retimed registers have a \_stormy\_reg suffix. It then marks all registers so that they can be retrieved. After retiming, we see that the original name of the retime 1 stormy reg register is teagan1 reg[7].

#### Example 10-7 Retrieving the Original Name of a Retimed Register

```
rc:/> set_attribute retime_reg_naming_suffix _add_reg
rc:/> set_attribute trace_retime true [find / -instance test_reg[7]]
...
rc:/> retime -prepare
rc:/> retime -min_delay
rc:/> get_attribute retime_original_registers retime_1_add_reg
test reg[7]
```

# **Retiming Multiple Clock Designs**

RTL Compiler retimes only one clock domain at a time. If your design has multiple clocks, you must:

- 1. Set the dont\_retime attribute to true on all the sequential instances for all clock domains except for the current one on which you wish to work.
- **2.** Retime the design.
- 3. Set the dont\_retime attribute to true on the retimed domain and false on the new domain to be retimed.

Repeat these steps until all desired clock domains are retimed. The following example illustrates these steps on a design with two clock domains, clkl and clk2.

# **Example 10-8 Retiming a Design with Two Clock Domains**

```
rc:/> read_hdl test2clk.v
rc:/> elaborate

specify_multiclock_constraints

rc:/> set_attribute dont_retime true [all::all_seqs -clock clk2]
rc:/> retime -prepare //Optional
rc:/> retime -min_delay
rc:/> set_attribute dont_retime false [all::all_seqs -clock clk2]
rc:/> set_attribute dont_retime true [all::all_seqs -clock clk2]
rc:/> retime -prepare //Optional
rc:/> retime -min_delay
```

Retiming the Design

In the above example, after issuing the first retime <code>-min\_delay</code>, all the logic clocked by <code>clk1</code> will be retimed. The <code>dont\_retime</code> attribute is set to true on the <code>clk1</code> domain before issuing the <code>retime</code> command again. Otherwise, the <code>clk1</code> domain would get retimed again while the <code>clk2</code> domain would remain untimed. The second <code>retime -min\_delay</code> command will now retime the <code>clk2</code> domain.

11

# **Performing Functional Verification**

- Overview on page 232
- Tasks on page 232
  - □ Writing Out dofiles for Formal Verification on page 232

# Performing Functional Verification

# **Overview**

Because synthesis involves complex optimizations and transformations, we strongly suggest that you perform functional verification after synthesis. Functional verification helps to ensure that the synthesized netlist is functionally equivalent to your original RTL design. You can perform one form of functional verification – equivalency checking – with Conformal. This chapter provides an overview on how to interface to Conformal from RTL Compiler.

# **Tasks**

# **Writing Out dofiles for Formal Verification**

To interface with Conformal, RTL Compiler generates "dofiles" that should be loaded into Conformal. The following steps illustrate a high-level flow on creating dofiles. For more detailed explanations and examples, refer to *Interfacing between Encounter RTL* Compiler and Encounter Conformal.

1. Check if the final netlist is functionally equivalent to the initial design read into RTL Compiler.

To perform this check, use the RTL Compiler write do lec command to generate a dofile to interface with Conformal Logical Equivalence Checker:

```
rc:/> write do lec -revised <UNIX path to the netlist> > Dofile
```

2. Generate/Validate constraints using Conformal Constraint Designer:

Use the RTL Compiler write do ccd command to generate dofiles to interface with the Conformal Constraint Designer tool. To validate constraints, use the following command:

```
rc:/> write do ccd validate -sdc <List of SDC files> -netlist \
   UNIX path to the netlist > Dofile
```

To generate additional exceptions, use the following command:

```
rc:/> write do ccd generate -in sdc <List of SDC file> -out sdc \
    <Output SDC file> -[trv|dfpgen|fpgen] -netlist \
   UNIX path to the netlist > Dofile
```

3. Check if the netlist conforms to low power rules defined in the Common Power Format (CPF) file.

To perform this check, use the RTL Compiler write do clp generates a dofile to interface with Conformal Low Power. The usage is as follows:


```
rc:/> write do clp -netlist UNIX_path_to_the_netlist > Dofile
```

12

# **Generating Reports**

- Overview on page 234
- <u>Tasks</u> on page 235
  - ☐ Generating Timing Reports on page 235
  - ☐ Generating Area Reports on page 238
  - □ Tracking and Saving QoR Metrics on page 240
  - □ Summarizing Messages on page 248
  - □ Redirecting Reports on page 249
  - □ Customizing the report Command on page 250

# **Overview**



This chapter discusses how to analyze your synthesis results using the report command and the log file.

**Generating Reports** 

# **Tasks**

- Generating Timing Reports on page 235
- Generating Area Reports on page 238
- Tracking and Saving QoR Metrics on page 240
- Summarizing Messages on page 248
- Redirecting Reports on page 249
- Customizing the report Command on page 250

# **Generating Timing Reports**

Use the report timing command to generate reports on the timing of the current design. The default timing report generates the detailed view of the most critical path in the current design.

➤ To generate a timing report, cd into the design directory and type the following command:

```
rc:/designs/top> report timing
```

The timing report provides the following information:

- Type of cell (flop-flop, or, nor, and so on)
- The cell's fanout and timing characteristics (load, slew, and total cell delay)
- Arrival time for each point on the most critical path

Use the -lint option to generate timing reports at different stages of synthesis. This option provides a list of possible timing problems due to over constraining the design or incomplete timing constraints, such as not defining all multicycle or false paths.

```
rc:/designs/top> report timing -lint
```

Use the -from and -to options to report the timing value between two points in the design. The timing points in the report is given with the <<< indicator.

```
rc:/designs/top> report timing -from [find / -instance cout reg 3] -to flag5
```

**Generating Reports** 

The following timing report is an example output of the above command:

I1/clock							
cout reg 3/CK	<<<				0		0 R
cout_reg_3/Q		DFFRHQX1	3	24.8	646	+518	518 R
I1/cout[3]							
p0160A/B						+0	518
p0160A/Y		NOR2X1	1	7.4	262	+174	692 F
p0201A/B						+0	692
p0201A/Y		NAND3BX1	1	8.0	285	+174	866 R
p0257A/B						+0	866
p0257A/Y		NOR4X1	1	3.6	185	+133	999 F
top_counter/flag5	<<<	out port				+0	999 F

Use the <code>-exceptions</code> or <code>-cost\_group</code> options to generate the timing reports for any of the previously set timing exception names or the set of path group names defined by the <code>define\_cost\_group</code> command. These help generate custom timing reports for the paths that you previously assigned to cost groups.

```
rc:/designs/top> report timing -exceptions <exception_name>

or
rc:/designs/top> report timing -cost group <cost group name>
```

If timing is not met, "Timing Slack" is reported with a minus (-) number and "TIMING VIOLATION" is written out.

RTL Compiler generates the timing accuracy report down to the gate and net level.

# Generating Reports

The following is an example timing report run with the <code>-num\_paths</code> option:

Generated k	======================================					
						=
path 1:						
Pin	Туре		Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)
iming slack tart-point	: 543ps					
ath 2:						
Pin	Туре		Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)
iming slack tart-point	: 547ps					
ath 3:						
Pin	Туре	Fanout	Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)
iming slack tart-point	: 1030ps					
ath 4:						
Pin	Туре	Fanout	Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)
iming slack Start-point	: 1034ps					

# **Generating Area Reports**

The area report gives a summary of the area of each component in the current design. The report gives the number of gates and the area size based on the specified technology library. Levels of hierarchy are indented in the report.

In the outputs generated by report gates and report area commands, RTL Compiler shows the technology library name, operating conditions, and the wire-load mode used to generate these reports.

To generate an area report, type the following command:

```
rc:/> report area
```

RTL Compiler generates a report similar to the example below.

Block	Cells Cell	Area Ne	t Area	Wireload	
top_counter IZ I1 (D) = wireloa	56 24 24 24 id is default	1873 880 863 in techno	0	CDE18_Conservative CDE18_Conservative CDE18_Conservative rary	(D)

To generate a report that shows a profile of all library cells inferred during synthesis, type the following command:

```
rc:/> report gates
```

RTL Compiler generates a report listing all the gates, the number of instances in the design, and the total area for all these instances.

=======		======	========	 
Generated by: Generated on: Module: Technology library: Operating conditions: Wireload mode:			L Compiler n 28 2003 p_counter ow 1.0 ow gmented	
Gate	Instances	Area	Library	 ======
AND2X2 AOI21X1 AOI2BB2X1 DFFRHQX1 DFFRHQX2 INVX1 INVX3	10 2 2 13 3 2 2	166.3 33.3 46.6 910.7 260.1 20.0 20.0		

# **Generating Reports**

NAND2X1 NAND3BX1 NAND4BX1 NOR2X1 NOR3X1 NOR4X1 OA12BB2X1 XNOR2X1	3 2 1 4 1 1 8 2	29.9 39.9 23.3 39.9 16.6 20.0 186.3 59.9	slow slow slow slow slow slow slow
total	56	1872.7	
Туре	Instances	Area	Area %
sequential inverter logic	16 4 36	1170.8 39.9 662.0	62.5 2.1 35.3

total

At the end of the gate report, RTL Compiler shows the total number of instances and the area for all the sequential cells, inverters, buffers, logic, and timing-models, if any.

To get a report on the total combinational area, add the logic, inverter, and buffer area numbers.

56 1872.7 100.0

**Generating Reports** 

# **Tracking and Saving QoR Metrics**

Querying individual reports and attributes to retrieve various metrics, debug QoR issues, or to compare data between multiple runs and stages can be very cumbersome.

Instead of running various reports to retrieve metrics for the design, you can track and save statistics information (QoR metrics) at various predefined and user-defined stages of the design and query predefined and user-defined metrics using the statistics command. Metrics data can be saved in and read from a statistics database. In addition you can compare the metrics of two runs. Figure 12-1 shows the key features of this command.

**Note:** To use the statistics command, you can have only design loaded in the tool.




Figure 12-1 Using the statistics database

**Generating Reports** 

# **Enabling Tracking and Generation of the QoR Metrics at Predefined Stages**

➤ To enable *automatic* tracking and saving of the QoR metrics at the *predefined* stages during synthesis, set the following attribute to true before you elaborate the design:

```
set attribute statistics log data true /
```

By default, the metrics are not tracked or saved for the predefined stages.

Table 12-1 Predefined stages and corresponding commands

Predefined stage	Command
elaborate	elaborate
generic	synthesize -to_generic
global_map	synthesize -to_mapped -no_incremental
incremental	synthesize -to_mapped -incremental
spatial	synthesize -to_mapped -spatial
spatial_incremental	synthesize -to_mapped -spatial -incremental
place	synthesize -to_placed
incremental_place	synthesize -to_placed -incremental
synthesize	used for any synthesize command that does not correspond to any of the previous mentioned synthesize commands

**Note:** If you repeat any of the previously mentioned commands, the tool adds an increment to the stage name starting with 0 (for example, incremental), incremental)



It is recommended to track and save the QoR metrics at the predefined stages to prevent loss of information in case your run would not finish successfully.

# Adding Stages at Which the Metrics Must Be Computed

➤ To add a stage at which you want the tool to compute the metrics, use the <u>statistics</u> <u>log</u> command at the required stage.

```
statistics log
-stage_id string [-ignore_user_defined]
```

You need to specify a unique stage name (ID).

**Generating Reports** 



To get a list of the stage names already used during this run, use the <u>statistics</u> run stage ids command.

**Note:** The statistics log command is executed automatically at the predefined stages if you set the statistics log data attribute to true.

#### Example

To compute the metrics after you read in the SDC constraints, you can add a stage called constraints:

```
read_sdc my_constraints.sdc
statistics log -stage id constraints
```

### Writing the Statistics Information to the Database

To write out the metrics that were recorded at various stages, use the <a href="mailto:statistics">statistics</a>
<a href="mailto:write">write</a> command:

```
statistics write [-to file file]
```

If the file exists, the tool will overwrite the existing data. If you do not specify the file name, the name of the database file defaults to the setting of the <a href="mailto:statics\_db\_file">statistics\_db\_file</a> root attribute. It is recommended to set this attribute before you start tracking the metrics.

**Note:** The statistics write command is executed automatically at the predefined stages if you set the statistics\_log\_data attribute to true.

# Identifying the Session for Which the Metrics are Computed

When you compare the metrics of different synthesis runs, the tool adds a run identification label to the stage name as a suffix.

➤ To define a user-defined identification label for the run, set the following root attribute:

```
set_attribute statistics_run_id string /
The default is design.date time stamp
```

➤ To document the parameters of a session (run) for which you want to save the QoR metrics, set the following attribute:

```
set attribute statistics run description string /
```

By default, no run description is added.

**Generating Reports** 



These two attributes take affect the next time the statistics log command is executed. It is recommended to set these attributes at the beginning of the session before you start tracking metrics.

➤ To list the names of the run IDS and run descriptions in the statistics database, run the statistics run stage ids command.

#### Example

In the following example, automatic tracking and generation of metrics at the predefined stages is enabled. The session starts with the default values for the statistics\_run\_id and statistics\_run\_description. As a consequence, the name of the database file is determined by the default setting of statistics run id attribute.

After elaborating the design, but before mapping to generic gates, the two attributes are set. When tracking the metrics at the next stage, they will be labeled with the new run ID and run description. The change of the run id does not affect the name of the database any more.

```
rc:/> set attr statistics run id "medium effort" /
Setting attribute of root '/': 'statistics_run_id' = medium_effort rc:/> set_attr statistics_run_description "run with medium effort mapping" /
 Setting attribute of root '7
': 'statistics run description' = run with medium effort mapping
rc:/> statistics run_stage_ids
      Run & Stage ID summary
       _____
     Run ID Stage ID(s) Run Description
_____
cscan.Aug10-13:56:56 elaborate n/a
rc:/> synthesize -to generic
 Done unmapping 'cscan'
     : Writing statistics database to file. [STAT-3]
       : File 'cscan.Aug10-13:56:56.stats db' exists. Overwriting db file
 'cscan.Aug10-13:56:56.stats db'
 Synthesis succeeded.
rc:/> statistics run stage ids
      Run & Stage ID summary
     Run ID Stage ID(s) Run Description
_____
```

**Generating Reports** 

### **Generating the Report for the Current Session**

➤ To report the metrics at all predefined and user-defined stages, use the <u>statistics</u> report command:

```
statistics report
    -run_id run_id
    [-stage_id stage_tag] [-ignore_user_defined]
    > file
```

You must specify the run for which you want to report the metrics.

You can choose to report only on the predefined metrics by specifying the -ignore\_user\_defined option.

You can select the stages for which you want to report the metrics using the -stage\_id option.

# Example

```
rc:/> statistics report -run_id test1

QOR statistics summary
```

Metric	elaborate	generic	global_map	incremental
WNS.I2O	n/a	no value	no value	no value
WNS.I2C			1912.6	
WNS.CLK1	n/a	no value	2219.9	2219.9
WNS.C2C	n/a	no value	2219.9 no_value	no value
WNS.C2O	n/a	$21\overline{8}7.2$	$23\overline{1}4.1$	$21\overline{8}7.2$
WNS.default				
TNS	0 —	0 —	0 —	0 -
Violating_paths	0	0	0	0
runtime	6.51		1.94	
memory	59.91	2.57	5.54	0.00
Leakage_power Net_power Internal_power	327.19	327.19	1730.88	327.19
Net_power	163632.81	338151.04	453828.12	362656.25
Internal_power	7474.10	19378.37	59389.35	19369.41
Clock_gating_instances	0	0	0	0
total_net_length	n/a	n/a	n/a	n/a
average_net_length	n/a	n/a	n/a	n/a
routing_congestion	n/a	n/a	n/a	n/a
utilization	0.0	0.0	0.0	0.0
Inverter count	12	10	10	10
Buffer_count	0		0	0
timing_model_count	0	-	0	0
sequential_count		16		16
unresolved_count			0	0
logic_count Total_area	13	13	13	13
Total_area	539.01	753.39	995.70	538.01
Cell_area				
Net_area	0.00	0.00	0.00	0.00

**Generating Reports** 

#### **Comparing Two Runs**

If you wrote out the statistics database for several runs, you can load the data in the tool to compare the results of two runs at a time.

- ➤ To load a previously written statistics database, use the <u>statistics read</u> command.
- ➤ To compare two runs, use the <u>statistics report</u> command:

```
statistics report
    -run_id run_id -compare run_id
    [-stage_id stage_tag [-compare_stage_id stage_tag]]
    [-ignore user defined] > file
```

You must specify the names of the two sessions using the -run id and -compare options.

You can choose to compare only the predefined metrics by specifying the -ignore user defined option.

You can select the stages for which you want to compare the metrics using the -stage\_id option. If the second run uses different stage names, you can specify them using the -compare stage id option.

#### Example

In the following example, two databases are read in to the tool.

```
rc:/> statistics read -file test1.stats db
Reading file test1.stats db
Sourcing './test1.stats db' (Thu Aug 12 16:12:30 -0700 2010)...
Done reading file test1.stats db
Run & Stage ID summary
                               Run Description
Run ID
        Stage ID(s)
medium effort elaborate global map medium effort mapping
rc:/> statistics read -file test2.stats db
Reading file test2.stats db
Sourcing './test2.stats db' (Thu Aug 12 16:13:54 -0700 2010)...
Done reading file test2.stats db
Run & Stage ID summary
Run ID Stage ID(s) Run Description
high effort elaborate global map high effort mapping
medium effort elaborate global_map medium effort mapping
```

The following command indicates to compare their results for the global\_map stage. As shown in the report, the run ID is added as a suffix to the stage name.

**Generating Reports** 

```
rc:> statistics report -run_id medium_effort -compare high_effort \
==> -stage_id global_map
```

QOR statistics summary

Metric	<pre>global_map.medium_effort</pre>	global_map.high_effort	%diff
WNS.I2O	no value	no value	n/a
WNS.I2C	1912.6	1887.6	1.31
WNS.CLK1	2219.9	2219.9	0.0
	no_value	no_value	n/a
	2314.1	2314.1	0.0
WNS.default	no_value	no_value	n/a
TNS	0	0	n/a
Violating_paths	0	0	n/a
runtime	1.74	0.32	81.61
memory	8.05	1.11	86.21
Leakage_power	1730.88	1730.88	0.0
Net power	453828.12	453828.12	0.0
Internal power		59389.35	0.0
Clock_gating_instances	0	0	n/a
total net length	n/a	n/a	n/a
average_net_length		n/a	n/a
routing_congestion	n/a	n/a	n/a
utilization	0.0	0.0	n/a
Inverter_count	10	10	0.0
Buffer_count	0	0	n/a
timing_model_count	0	0	n/a
sequential_count	16	16	0.0
unresolved_count	0	0	n/a
logic_count	13	13	0.0
Total_area	995.70	995.70	0.0
Cell_area	995.70	995.70	0.0
Net_area	0.00	0.00	n/a

# **Adding and Removing User-Defined Metrics**

The tool has a number of predefined metrics, including metrics for timing, power, gate count, area, and more.

➤ To add your own metric, use the <u>statistics add metric</u> command.

```
statistics add_metric
    -name metric -function function [argument]...
```

➤ To remove a previously defined metric, use the <u>statistics remove metric</u> command.

```
statistics remove_metric -name metric
```

**Note:** You can only remove user-defined metrics.

**Generating Reports** 

### Example

The following example adds a metric that returns the current design state at each stage.

```
proc get_state {} {
    return [get_attr state /designs/cscan]
}
statistics add metric -name state -function get state
```

### Measuring the Runtime

➤ To measure the elapsed runtime used to compute the statistics and write out the database file, use the <u>statistics db runtime</u> root attribute.

### Sample Script

```
set_attribute statistics_log_data true /
set_attribute statistics_run_id medium_effort /
set_attribute statistics_run_description "global map with medium effort"
set_attribute statistics_db_file test1.stats_db /
set DESIGN mydesign
. . .
suppress messages { LBR-162 }
set_attribute library {tutorial.lib HighVt.lib} /
set attr wireload mode default /
set attr lp insert clock gating true /
read hdl qor netlist.v
elaborate $DESIGN //predefined stage
# define user metric
proc get_state {design} {
  return [get attr state $design]
statistics add metric -name state -function get state [find unique design]
read sdc clk.sdc
statistics log -stage id constraints //user-defined stage
define cost group -name I2C -weight 1 -design $DESIGN
define_cost_group -name C2O -weight 1 -design $DESIGN
define_cost_group -name I2O -weight 1 -design $DESIGN
define cost group -name C2C -weight 1 -design $DESIGN
path_group -from [all::all_seqs] -to [all::all_outs] -group C2O -name C2O
path_group -from [all::all_inps] -to [all::all_seqs] -group I2C -name I2C
synthesize -to_generic //predefined stage
synthesize -to map -no incr -effort medium //predefined stage
synthesize -to map -incremental //predefined stage
statistics report -run_id medium_effort
```

**Generating Reports** 

# **Summarizing Messages**

Use the report messages command to summarize all the info, warning, and error messages that were issued by RTL Compiler in a particular session. The report contains the number of times the message has been issued, the severity of the message, the ID, and the message text.

The report messages command has various options that can selectively print message types or print all the messages that have been issued in a particular session. Typing the report messages command without any options prints all the error messages that have been issued since the last time report messages was used. Therefore, if no messages were issued since the last time report messages was used, RTL Compiler returns nothing. Consult the <u>RTL Compiler Command Reference</u> for more information on the report messages command.

The following example is the first request to report messages in a session:

```
rc:/> report messages
======== Message Summary =========
      Sev
            Id
                       Message Text
_____
      Info
             ELAB-VLOG-9 Variable has no fanout. This variable is not driving
anything and will be simplified
      Info
            LBR-30 Promoting a setup arc to recovery. Setup arcs to
asynchronous input pins are not supported
      Info LBR-31 Promoting a hold arc to removal. Hold arcs to
asynchronous input pins are not supported
      Info LBR-54
                       Library has missing unit. Current library has missing
unit.
```

If report messages were typed again (with no intermediate commands or actions), RTL Compiler would return nothing.

**Generating Reports** 

# **Redirecting Reports**

The report command sends the output to stdout by default You can redirect stdout information to a file or variable with the redirect command. If you use the -append option, the file is opened in append mode instead of overwrite mode.

# **Example**

■ To write the report gates report to a file called gates.rep, type the following command:

```
rc:/> report gates > gates.rep

or
rc:/> redirect gates.rep "report gates"
```

■ To append information into the existing gates.rep file, type the following command:

```
rc:/> redirect -append gates.rep "report gates"
```

■ To send the reports to stdout and to a file on the disk, type the following command:

```
rc:/> report gates
rc:/> report gates > gates.rep

Or
rc:/> redirect -tee gates.rep "report gates"
```

**Generating Reports** 

# **Customizing the report Command**

The etc/synth directory in your installation contains a rpt.tcl file that contains commands that make it easy to create custom reports. These commands allow you to create a report header and to tabulate data into columns. You can even add your report as a subcommand of RTL Compiler's report command.

13

# **Using the RTL Compiler Database**

- Overview on page 252
- Tasks on page 253
  - Saving the Netlist and Setup on page 253
  - □ Restoring the Netlist and Setup on page 253
  - □ Splitting the Database on page 253

# Using the RTL Compiler Database

# **Overview**

RTL Compiler supports a native binary database for design archival and restoration. You can save a snapshot of the design in the RTL Compiler memory at any point during the synthesis flow starting with elaboration. The database saves the design information (including netlist, timing, low power, DFT constraints, and physical information) and the setup. The database provides a more efficient and faster mechanism to save and restore a design compared to saving the netlist, write script or write sdc and design setup.

**Note:** User defined variables in the flow will not be saved in the database.

The setup consists of

- Non-default settings of root attributes
- Definitions of user-defined attributes
- Definitions of library domains
- Non-default attribute values of messages, libraries and their objects (library cells, pins, arcs).

The setup can be saved as part of the database or in a separate script.



Saving the setup to the database has the following advantages:

- Makes reading the setup back in less noisy: root attributes stored in the database are only set if they do not already have the same value. This prevents unnecessarily setting attributes like library and lef\_library to the same value as setting those can take time and issue many messages.
- Can save attribute settings that cannot be saved by Tcl scripts.

The setup script will set all attributes regardless whether they have already the same value. They will also create library domains regardless if those domains already exists. Settings of root attributes which are not user-writable will be commented out in the script.

You can later restore the design and the setup without any loss of information.

# Using the RTL Compiler Database

# **Tasks**

# Saving the Netlist and Setup

To save the netlist and optionally the setup, use the write db command:

```
write db -to file db file
    [-all root attributes | -no root attributes]
    [-script file] [design] [-quiet] [-verbose]
```

By default, the setup is saved in the database. To save the setup in a separate script, use the -script option. Saving the setup to a script can be useful to review or modify the setup. To prevent saving of the setup, specify the -no root attributes option.

# Restoring the Netlist and Setup

If the database contains the netlist and the setup information, use the <u>read\_db</u> command:

```
read db db file [-quiet] [-verbose]
```

If the setup was written to a separate script, follow these steps to restore the information:

```
source script file
read db db file [-quiet] [-verbose]
```

# **Splitting the Database**

To remove the setup information from the database and write it to a setup script, use the split db command.

```
split db input db file
   -script file -db file
```



Writing the setup information to a tcl script can be useful when the setup needs to be reviewed or modified.

# **Using Encounter RTL Compiler**Using the RTL Compiler Database


- Overview on page 256
- Tasks
  - Preparing the Netlist for Place and Route or Third-Party Tools on page 257
    - Changing Names on page 257
    - Naming Flops on page 258
    - O Removing Assign Statements on page 259
    - Inserting Tie Cells on page 260
    - Handling Bit Blasted Port Styles on page 261
    - O Handling Bit-Blasted Constants on page 262
  - ☐ Generating Design and Session Information on page 263
    - Saving and Restoring a Session in RTL Compiler on page 263
  - □ Writing Out the Design Netlist on page 264
  - □ Writing SDC Constraints on page 267
  - □ Writing an SDF File on page 268

# **Overview**

After you have completed synthesis of your current design, you can write out files for processing by your place and route tools.

Figure <u>14-1</u> shows where you are in the top-down synthesis flow.

Figure 14-1 Top-Down Synthesis Flow



This chapter describes how to write out the synthesized design so that the netlist and constraints can interface smoothly with third-party tools.

# Preparing the Netlist for Place and Route or Third-Party **Tools**

When interfacing with other tools (such as place and route tools), you may need to make modifications to the gate-level netlist.

# **Changing Names**

You may need to make modifications in the naming scheme of the gate-level netlist to suit the relevant back-end tool.

To change the naming scheme, use the change names command before writing out the netlist in your synthesis script file.

When you change the naming scheme with the change names command, the change occurs immediately. All changes are global unless you specify the -local option, in which case only the current directory is affected.

To rename all subdesign objects with the top prefix in the output netlist, use the following command:

```
rc:/> change names -prefix top -subdesign
```

To add the suffix m on all the design and subdesign objects, use the following command and options:

```
rc:/> change names -design -subdesign -suffix m
```

The following example will change all instances of lowercase n with uppercase N and underscores (\_) with hyphens (-).

```
rc:/> change names -map {{"n", "N"} {" ", "-"}}
```

In the following example, all instances of @ will be replaced with at. If the replace char option is not specified, the default character of underscore (\_) will be used.

```
rc:/> change names -restricted "@" -replace str "at"
```

If the case insensitive option is specified, then names which are otherwise differentiated will be considered identical based on the case of their constituent letters. For example, n1 and N1 will be considered as identical names.

```
rc:/> change names -case insensitive
```

You cannot change the left bracket, "[", and the right bracket, "]" when they are a part of the bus name referencing individual bits of the bus. For example:

```
rc:/designs/test/ports in> ls
                clk1
                      in1[0]
                                 in2[0]
                                         in2[3] in3[2]
                                                          in3[5]
        ST2
```

Interfacing to Place and Route

```
rc:/designs/test/ports_in> change_names -port_bus -map {{"[" "("} {"]" ")"}}
rc:/designs/test/ports_in> ls
./ SI2 clk1 in1[0] in2[0] in2[3] in3[2] in3[5]
```

# **Naming Flops**

You may need to change the naming style of the flops to match third-party requirements on the netlist.

RTL Compiler uses the following default flop naming styles:

For vectored variables, that is cout reg 1

```
<var name> reg <idx>
```

For scalar variables, that is out1\_reg

```
<var name> reg
```

- ➤ To customize the default naming scheme, use the following attributes:
- hdl reg naming style vector

The default setting is:

```
rc:/> set attribute hdl reg naming style vector %s reg %d /
```

hdl\_reg\_naming\_style\_scalar

The default setting is:

```
rc:/> set attribute hdl reg naming style scalar %s reg /
```

where %s represents the signal name, and %d is the bit vector, or bit index.

# Synopsys Design Compiler Compatibility Settings

To match Design Compiler nomenclature, specify the following:

```
rc:/> set_attribute hdl_reg_naming_style_vector %s_reg\[%d\]
rc:/> set_attribute hdl_reg_naming_style_scalar %s_reg
```

Two dimensional arrays will then be represented in the following format in the RTL Compiler output netlist.

```
<var name> reg <idx1> <idx2>
```

That is cout req 1 1

# **Removing Assign Statements**

Some place and route tools cannot recognize assign statements. For example, the generated gate-level netlist could contain assign statements like:

```
wire n_7, n_9;
assign dummy_out[0] = 1'b0;
assign dummy_out[1] = 1'b0;
assign dummy_out[2] = 1'b0;
...
assign dummy_out[15] = 1'b0;
DFFRHQX4 cout_reg_0(.D (n_15), .CK (clock), .RN (n_13), .Q (cout[0]));
```

# **Replacing Assignments during Incremental Optimization**

- ➤ To replace assign statements with buffer or inverter instantiations, set the remove assigns root attribute to true before incremental optimization.
- ➤ To control the aspects of the replacement of assign statements in the design with buffers or inverters, you can use the <u>set remove assign options</u> command.


To specify the subdesign in which to replace the assign statements, use the -design option. The following command specifies to only remove assign statements from the sub subdesign:

```
rc:/> set remove assign options -design [find / -subdesign sub]
```

To specify a particular buffer to use to replace the assign statements, use the -buffer\_or\_inverter option. The following command specifies to replace the assign statements with the BUFX2 cell. Figure <u>14-2</u> shows the result of the optimization.

```
rc:/> set remove assign options -buffer or inverter BUFX2
```

Figure 14-2 Assign Statements Replaced with Buffers



Interfacing to Place and Route

# **Inserting Tie Cells**

#### **Inserting Tie Cells during Incremental Optimization**

■ To allow that a constant assignment can be replaced with a tie cell during incremental optimization, set the <u>use tiehilo for const</u> root attribute to true.

The tool will select a usable tie cell.

To allow the use of a tie cell with an inverter if either the tie high or tie low cell is not found, set the <u>iopt allow tiecell with inversion</u> root attribute to true.

To ignore all preserve settings when inserting tie-cells during synthesis, set the <u>ignore preserve in tiecell insertion</u> root attribute to true.

If you want finer control over the tie cell insertion, you can replace the constant assignments after incremental synthesis.

#### **Inserting Tie Cells after Incremental Optimization**

→ To insert tie cells after incremental synthesis, use the <u>insert\_tiehilo\_cells</u> command.

```
insert_tiehilo_cells
    [-hilo libcell] [-hi libcell] [-lo libcell]
    [-allow_inversion] [-maxfanout integer]
    [-all] [-skip_unused_hier_pins]
    [-verbose] [subdesign | design]
```

The options of the <code>insert\_tiehilo\_cells</code> command allow you to control the aspects of the tie cell insertion.

You can select the tie cell to be used to tie the constants 0s (1s) by specifying the -lo (-hi) option.

You can select the tie cell to be used to tie the constants 0s and 1s by specifying the -hilo option.

You can also allow the use of a tie cell with an inverter if either the tie high or tie low cell is not found by specifying the <code>-allow inversion</code> option.

By default this command skips scan pins, preserved pins, preserved nets, and modules. You can specify to connect to scan pins by specifying the -all pins.

You can specify to insert tie cells in the entire design or in the specified subdesign. If you omit the design name, the top-level design of the current directory of the design hierarchy is used.

# **Handling Bit Blasted Port Styles**

Some place and route tools prefer to see port names in expanded format, rather than as vector representations, which is how RTL Compiler generates the gate-level netlists:

```
module addinc(A, B, Carry, Z);
    input [7:0] A, B;
```

Bit blasting is the process of individualizing multi-bit ports through nomenclature. For example, Verilog port A[0:3] has four bits.

Bit blasting port A can produce the following result in the netlist:

```
A 0
A 1
A 2
A 3
```

- 1. To control the bit blasted port naming style, set the bit blasted port style attribute.
- 2. To bit blast all ports of the specified design use the <a href="edit netlist">edit netlist</a> bitblast all ports command.

# Example

```
rc:/> set attribute bit blasted port style %s\[%d\]
rc:/> edit netlist bitblast all ports
```

The generated netlist will look like this:

If you used the default setting of the bit blasted port style attribute, the netlist would look like:

```
module addinc(A_7, A_6, A_5, A_4, A_3, A_2, A_1, A_0, B_7, B_6, B_5, B_4, B_3, B_2, B_1, B_0, Carry, Z_8, Z_7, Z_6, Z_5, Z_4, Z_3, Z_2, Z_1, Z_0);
input A_7;
     input A 6;
```

Interfacing to Place and Route

# **Handling Bit-Blasted Constants**

Some place and route tools cannot properly handle bus constants in the netlist.

➤ To bit blast all constants in the design, set the <u>write\_vlog\_bit\_blast\_constants</u> root attribute to true.

For example, if there is a constant  $7 \bdots b0$ , then it will be represented as  $\{1 \bdots b0, 1 \bdots b0$ 

# **Generating Design and Session Information**

➤ To generate all files needed to be loaded in an Encounter<sup>®</sup> session, use the following command:

```
write design -encounter -basename mydesign
```

For example, if you specified session1/top as the base name, RTL Compiler will generate the following files in you working directory under subdirectory session1:

```
top.conf
top.g
top.rc_setup.tcl
top.v
top.enc_setup.tcl
top.mode
top.sdc
```

To start an Encounter session, you only need to source the top.enc\_setup.tcl file which will in turn load the necessary files, such as the libraries, the generated netlist file, the SDC constraints written out by RTL Compiler, and a mode file.

# Saving and Restoring a Session in RTL Compiler

The write\_design command also writes out the necessary files and information to restore an RTL Compiler session.

To restore the RTL Compiler session:

- 1. Invoke RTL Compiler
- 2. source ./mydesign.rc setup.tcl

# Writing Out the Design Netlist

The final part of the RTL Compiler flow involves writing out the netlists and constraints. This section describes how to write the design to a file using the write\_hdl command. Use file redirection (>) to create a design file on disk, otherwise the write\_hdl command, like all write commands, will direct its output to stdout.

Only two representations of the gate-level netlist are relevant to RTL Compiler:

- Mapped gate-level netlist
- RTL Compiler generic library mapped netlist

In order to write out a gate-level netlist, you must have mapped the RTL design to technology specific gates through the synthesize -to\_mapped command. Alternatively, you could have loaded an already mapped netlist from a previous synthesis session.

➤ To write the gate-level netlist to a file called design. v, type the following command:

```
rc:/> write hdl > design.v
```

**Note:** If you issue the write\_hdl command before issuing the synthesize -to\_mapped command, then a generic netlist will be written out since only such a netlist is available at that time.

➤ To write out only a specific design, specify the design name with the write\_hdl command. The following command writes out the design top to a file called top.v:

```
rc:/> write hdl /designs/top/ > top.v
```

If you wanted to write out a specific subdesign, without its parent or child design, use the write hdl command with the <u>unresolved</u> attribute:

```
rc:/> set_attribute unresolved true \
    [ get_attribute instance [ get_attribute subdesign bottom ] ]
rc:/> write hdl [ find / -subdesign middle ] > middle.v
```

In this example, even though the middle design instantiates the bottom subdesign, only the middle design is written out to middle.v. This was intentionally done by setting the unresolved attribute to true on the bottom design.

➤ To write out a subdesign and any child designs it instantiates, specify the top-level design with the write hdl command.

```
rc:/> write_hdl /designs/top/subdesign/middle/ > middle_and_bottom.v
```

In this example, the middle and its subdesign, bottom, were written out to middle and bottom.v.

➤ To write out each Verilog primitive in the netlist as an assign statement with a simple Verilog logic expression, type the following command:

Interfacing to Place and Route

```
rc:/> write hdl -equation
```

For example, the RTL code, shown in Example 14-1:

### Example 14-1 RTL Code

```
module test (y, a, b);
    input [3:0] a, b, c;
    output [3:0] y;
    assign y = (a + b) | c;
endmodule
```

Using the following commands, without the write hdl -equation command:

```
rc:/> set_attr library tutorial.lbr
rc:/> read_hdl test.v
rc:/> elaborate
rc:/> write hdl
```

Creates the post-elaboration generic netlist, shown in Example 14-2.

# Example 14-2 Post-Elaboration Generic Netlist Without the write\_hdl -equation Command

```
module test (y, a, b);
   input [3:0] a, b, c;
   output [3:0] y;
   wire n_6, n_7, n_8, n_9;
   and g1 (n_6, a[0], b[0]);
   and g3 (n_7, a[1], b[1]);
   and g4 (n_8, a[2], b[2]);
   and g5 (n_9, a[3], b[3]);
   or g6 (y[0], n_6, c[0]);
   or g2 (y[1], n_7, c[1]);
   or g7 (y[2], n_8, c[2]);
   or g8 (y[3], n_9, c[3]);
endmodule
```

If you use the same sequence of commands with the addition of the write\_hdl -equation command, then Example 14-3 shows the post-elaboration generic netlist:

Interfacing to Place and Route

# Example 14-3 Post-Elaboration Generic Netlist With the write\_hdl -equation Command

```
module test (y, a, b);
  input [3:0] a, b, c;
  output [3:0] y;
  wire n_6, n_7, n_8, n_9;
  assign n_6 = a[0] & b[0]);
  assign n_7 = a[1] & b[1]);
  assign n_8 = a[2] & b[2]);
  assign n_9 = a[3] & b[3]);
  assign y[0] = n_6 & c[0]);
  assign y[1] = n_7 & c[1]);
  assign y[2] = n_8 & c[2]);
  assign y[3] = n_9 & c[3]);
endmodule
```

For debugging and analysis purposes, it is sometimes useful to generate a gate-level representation of a design without using technology-specific cells. In this case, use the -generic option. You can write out a generic netlist either after issuing the synthesize -to\_generic command or after synthesize -to\_mapped.

➤ To create a gate-level netlist that is not technology specific, type the following command:

```
rc:/> write hdl -generic > example rtl.v
```

However, if you plan to use your netlist in a third-party tool, write out the technology specific gate-level netlist.

Interfacing to Place and Route

# **Writing SDC Constraints**

After synthesizing your design, you can write out the design constraints in SDC format along with your gate-level netlist.

➤ To write out SDC constraints, type the following command:

```
rc:/> write sdc
```

Like the other RTL Compiler commands, write\_sdc prints the results to stdout unless specified otherwise. Therefore, make sure to specify the redirection character '>' along with the command.

➤ To write out the SDC constraints into constraints.sdc file, type the following command:

```
rc:/> write sdc > constraints.sdc
```

Note: RTL Compiler writes out the SDC constraints in SDC format.

# Writing an SDF File

➤ To write out a Standard Delay Format (SDF) file, use the <u>write\_sdf</u> command immediately after synthesis.

For example, to write out the SDF file into the ksable.sdf file, enter the following command:

```
rc:/> write sdf > ksable.sdf
```

Analysis and verification or timing simulation tools can use SDF files for delay annotation. The SDF file itself contains constructs that specify the delay of all the cells and interconnects in the design in the Standard Delay Format. Specifically, it includes the delay values for all the timing arcs of a given cell in the design.

Example <u>14-4</u> shows the header and combinational cell description in an SDF file.

### Example 14-4 SDF File

```
(DELAYFILE
                 "OVI 3.0")
    (SDFVERSION
                 "ksable")
    (DESIGN
                 "Day Mon Date Time Time_Zone Year")
    (DATE
                 "Cadence, Inc.")
    (VENDOR
                 "Encounter(r) RTL Compiler")
    (PROGRAM
                 "7.1")
    (VERSION
    (DIVIDER
                 .)
                 ::1.08)
    (VOLTAGE
    (PROCESS
                 "::1.0")
    (TEMPERATURE ::125.0)
    (TIMESCALE
                 1ps)
    (CELL
        (CELLTYPE "ADDFX1HS")
        (INSTANCE q44)
        (DELAY
            (ABSOLUTE
                 (PORT A (::0.0))
                 (PORT B (::0.0))
                 (PORT CI (::0.0))
                 (IOPATH (posedge B) S (::306) (::291))
                 (IOPATH (negedge B) S (::306) (::291))
                 (COND B == 1'b0 && CI == 1'b0 (IOPATH (posedge A) S (::139) ()))
                 (COND B == 1'b0 && CI == 1'b0 (IOPATH (negedge A) S () (::224)))
                 (IOPATH (posedge CI) S (::312) (::322))
                 (IOPATH (negedge CI) S (::296) (::306))
                 (COND A == 1'b\bar{0} && CI == 1'b1 (IOPATH (posedge B) S () (::291)))
                 (COND A == 1'b0 && CI == 1'b1 (IOPATH (negedge B) S (::297) ()))
                 (COND A == 1'b1 && CI == 1'b0 (IOPATH (posedge B) S () (::268)))
                 (COND A == 1'b1 && CI == 1'b0 (IOPATH (negedge B) S (::306) ()))
                 (COND B == 1'b1 && CI == 1'b1 (IOPATH (posedge A) S (::138) ()))
                 (COND B == 1'b1 && CI == 1'b1 (IOPATH (negedge A) S () (::231)))
            )
        )
)
```

# Using Encounter RTL Compiler Interfacing to Place and Route

# Using Encounter RTL Compiler Interfacing to Place and Route

# **Modifying the Netlist**

- Overview on page 272
- Tasks
  - □ Connecting Pins, Ports, and Subports on page 273
  - □ <u>Disconnecting Pins, Ports, and Subports</u> on page 273
  - □ Creating New Instances on page 274
  - Overriding Preserved Modules on page 275
  - □ Creating Unique Parameter Names on page 276
  - □ Naming Generated Components on page 277
  - □ Changing the Instance Library Cell on page 277

Modifying the Netlist

# **Overview**

This chapter describes how to modify the netlist.

**Note:** Netlist modifications for the purpose of meeting third-party requirements on the netlist are described in <u>Chapter 14</u>, "Interfacing to Place and Route."

Modifying the Netlist

## **Connecting Pins, Ports, and Subports**

The  $edit_netlist\ connect$  command connects two specified objects, and anything they might already be connected to, into one net. For example, if A and B are already connected and C and D are already connected, when you connect A and C, the result is a net connecting A, B, C, and D.

You can create nets that have multiple drivers and you can use connect to create combinational loops.

#### You cannot connect:

- Pins, ports, or subports that are in different levels of hierarchy. This is illegal Verilog.
- Pins, ports, or subports that are already connected
- An object to itself.
- A object that is driven by a logic constant to an object that already has a driver. This prevents you from shorting the logic constant nets together.
- To those objects that would require a change to a preserved module.

## **Disconnecting Pins, Ports, and Subports**

The edit\_netlist disconnect command disconnects a single subport, port, or pin from all its connections. For example, if A, B, and C are connected together and you disconnect A, then B and C remain connected to each other, but A is now connected to nothing else.

- You cannot disconnect any object that would require changes to a preserved module.
- You cannot disconnect an object that is not currently connected to anything else. If you disconnect an inout pin, it still remains connected to the other side.

Modifying the Netlist

# **Creating New Instances**

The edit\_netlist new\_instance command creates an instance type in a specified level of the design hierarchy. You can instantiate inside a top-level design or a subdesign. There is an optional name subcommand.

- You cannot instantiate objects that require a change to a preserved module.
- You cannot create a hierarchical loop. If subdesign A contains subdesign B, then you cannot instantiate A again somewhere underneath B.

The logic1 and logic1 pins are visible in the directory so that you can connect to and disconnect from them. They are in a directory called constants and are called 1 an 0. The following is how the top-level logic1 pin appears in a design called add:

/designs/add/constants/1

The following is how a logic0 pin appears deeper in the hierarchy:

/designs/add/instances hier/ad/constants/0

You can refer to them by their shorter names:

add/1 add/ad/0

Each level of hierarchy has its own dedicated logic constants that can only be connected to other objects within that level of hierarchy.

Modifying the Netlist

# **Overriding Preserved Modules**

If you have a script that you want to apply to all modules, even preserved modules, set the root attribute ui respects preserve to false.

The following code is a simple script that inserts a dedicated tie-hi or tie-lo to replace every constant in a design. The script demonstrates the edit netlist feature. This script could be extended to share the tie-offs up to some fanout limit.

```
# Iterate over all subdesigns and the top design
foreach module [find . -subdesign -design *] {
  # find the directory for this module where the logic constants live
  if {[string match [what is $module] "design"]} {
   # we're at the top design
   set const dir $module/constants
  } else {
    # we're at a subdesign
   set inst dir [lindex [get attribute instances $module] 0]
   set const dir $inst dir/constants
  # Work on both logic constants
  foreach const {0 \bar{1}} libpin {TIELO/Y TIEHI/Y} {
    # Find the logic 0 or logic 1 pin within this module
   set const pin $const dir/$const
    # find the libcell that we want to instantiate
   set libcell [find / -libcell [dirname $libpin]]
   # Find all the loads driven by this logic constant pin
   set net [get_attribute net $const pin]
   if {[llength $net]} {
      foreach load [get attribute loads $net] {
        # At each load instantiate a tie inst
        set tie insts \
          [edit netlist new instance -name "tie ${const} cell" \
               $libcell $module]
        set tie inst [lindex $tie insts 0]
        # Find the output pin of the tie inst to connect to
        set tie_pin $tie_inst/[basename $libpin]
        # Disconnect the load from the logic constant
        edit netlist disconnect $load
        # Connect to the new tie pin instead
        edit netlist connect $load $tie pin
        # Rename the net for extra credit
       mv -flexible [get attribute net $load] "logic ${const} net"
   }
 }
```

# **Creating Unique Parameter Names**

Use the hdl\_parameter\_naming\_style attribute to define the naming style for each binding (parameter, value).

To specify naming style, type the following command:

```
rc:/> set_attribute hdl_parameter_naming_style "_%d" /
```

Ensure that you specify the attribute on the root-level ("/").

<u>Table 15-1</u> on page 276 illustrates the naming style results of various hdl\_parameter\_naming\_style settings for the following example: foo # (1,2) u0();

where the Verilog module is defined as:

```
module foo();
    parameter p = 0;
    parameter q = 1;
endmodule
```

#### **Table 15-1 Specifying Naming Styles**

Naming Style Setting	Resulting Naming Style
set_attribute hdl_parameter_naming_style "_%d" /	foo_1_2
set_attribute hdl_parameter_naming_style "_%s_%d" /	foo_p_1_q_2
set_attribute hdl_parameter_naming_style "" /	foo
Note: This is the default attribute setting.	

You can match the names generated by Design Compiler with the following variable settings in your script:

```
set hdlin_template_naming_style "%s_%p"
set hdlin_template_parameter_style "%d"
set hdlin_template_separator_style "_"
set hdlin_template_parameter_style variable "%d"
```

> To match the names generated by Design Compiler, type the following command:

```
rc:/> set attribute hdl parameter naming style " %d" /
```

**Note:** Values greater-than-32-bits are truncated in the name and parameter values are used in the name even if they are default values. Only one %d or a combination of %d and %s are accepted in this attribute.

Modifying the Netlist

# **Naming Generated Components**

The <code>gen\_module\_prefix</code> attribute sets all internally generated modules, such as arithmetic, logic, register-file modules, and so on, with a user-defined prefix. This enables you to identify these modules easily. Otherwise, the modules will have the RTL Compiler internally generated names.

For example, if you were to set the attribute to CDN DP by typing:

```
rc:/> set attribute gen module prefix CDN DP /
```

this will generate the modules with the CDN DP prefix.

If you prefer to remove or ungroup these modules, you should type the following command after the design is synthesized:

# **Changing the Instance Library Cell**

After RTL Compiler completes the optimization and maps the design to the technology library cells, all the instances in the design will refer to the technology library.

You can find out the corresponding library cell name by checking the *libcell* attribute on each instance.

For example, if you want to find out what the cout\_reg\_5 instance is mapped to in the technology library, type the following command:

```
rc:/> get_attribute libcell designs/top_counter/instances_hier/I2/instances_seq/cout reg \overline{5}
```

RTL Compiler will show the library cell and its source library:

```
/libraries/slow/libcells/DFFRHQX4
```

To manually force the instance to have a different library cell, you can use the same *libcell* attribute. If you want to replace one pin with another, the pin mappings must be equal.

For example, if you want to use DFFRHQX2 instead of DFFRHQX4 on the cout\_reg\_5 instance, type the following command:

```
rc:/> set_attribute libcell [find / -libcell DFFRHQX2] \
    designs/top counter/instances hier/I2/instances seq/cout reg 5
```

This command will force the instance to be mapped to *DFFRHQX2*.

Modifying the Netlist

**Note:** Make sure to generate all the reports, especially a timing report, to ensure that no violations exist in the design.

# **IP Protection**

- Overview on page 280
  - □ NC-Protect Coupling on page 280
  - □ Protection Levels on page 280
- Tasks on page 282
  - □ Encrypting Designs within RTL Compiler on page 282
  - □ Encrypting Designs outside RTL Compiler on page 283
  - □ Loading Encrypted Designs on page 283
  - □ Examining Protection Settings on page 285
  - □ Writing Encrypted Designs on page 286
  - Design Hierarchy and Uniquification on page 286

IP Protection

### **Overview**

#### **NC-Protect Coupling**

You can use the ncprotect utility of the Cadence<sup>®</sup> NC-Verilog Simulator and Cadence<sup>®</sup> NC-VHDL Simulator, to protect proprietary model information for both Verilog and VHDL.

RTL Compiler supports the encryption and decryption capabilities of the ncprotect utility. To find out which release of the ncprotect utility is supported by RTL Compiler, you can query the nc protect version root attribute.

In addition to the encryption style defined by the Cadence NC-Verilog Simulator (// pragma), RTL Compiler supports the IEEE Encryption Standard for the Verilog Hardware Description Language: IEEE (Std 1364-2005), Clause 28 "Protected Envelopes". Therefore the tool is also able to read Verilog designs and IPs that are encrypted using the 'pragma style of protection.

**Note:** RTL Compiler does not yet support the IEEE standard protection style pragma for VHDL RTL. However, RTL Compiler supports the encryption style defined by the Cadence NC-VHDL Simulator ( -- pragma).

#### **Protection Levels**



RTL Compiler's IP protection support is not foolproof. An expert user can use report commands, the user interface, and the LOG file to get an idea of the working of the design. The report commands and the LOG file are not encrypted by RTL Compiler. If the original RTL code was encrypted with level-1 protection, RTL Compiler encrypts the output of the write\_hdl and write\_db commands, which are used by most users to write out the netlist and design information.

There are two levels IP protection, Level-0 and Level-1: Level-0 involves basic protection while Level-1 offers stronger protection.

Level-0 protection means:

- The RTL code is encrypted.
- The synthesized netlist is not encrypted.

IP Protection

■ Whether the RTL code is encrypted makes no difference once it is loaded into RTL Compiler.

The stronger Level-1 protection means:

- The RTL code is encrypted.
- The synthesized netlist is encrypted.
- The generated netlist is encrypted if the RTL code is encrypted.
- The generated netlist is encrypted by exactly the same key/method that was used to encrypt the RTL code.
- Except encrypting the synthesized netlist, whether the RTL code is encrypted makes no other difference.

At the module level, there can be three encryption possibilities, depending on how and whether the RTL code is encrypted: the module is not protected, the module is protected at Level-0, or the module is protected at Level-1. The encrypted RTL code designates the protection level on a module-by-module basis. The way NC-Protect encrypted the RTL code determines whether the module is protected at Level-0 or Level-1.

IP Protection

## **Tasks**

- Encrypting Designs within RTL Compiler on page 282
- Encrypting Designs outside RTL Compiler on page 283
- Loading Encrypted Designs on page 283
- Examining Protection Settings on page 285
- Writing Encrypted Designs on page 286
- Design Hierarchy and Uniquification on page 286

#### **Encrypting Designs within RTL Compiler**

RTL Compiler uses the same encryption APIs that are used by the Cadence NC-Verilog and Cadence NC-VHDL Simulators and hence the results of encryption are compatible.

The RTL Compiler encrypt command takes a plain text file, encrypts it, and then writes out an encrypted file.

```
rc:/> encrypt -vhdl ksable.vhdl > ksable_encrypted.vhdl
rc:/> read hdl -vhdl ksable encrypted.vhdl
```

By default, the command encrypts for basic Level-0 protection. (the RTL code is encrypted but the synthesized netlist is not).

The following example illustrates Verilog code with Verilog style NC Protect pragmas. You must specify //pragma protect before specifying the beginning (//pragma protect begin) and ending (//pragma protect end) pragmas.

```
module secret_func (y, a, b);
    parameter w = 4;
    input [w-1:0] a, b;
    output [w-1:0] y;
// pragma protect
// pragma protect begin
    assign y = a & b;
// pragma protect end
endmodule
```

Specifying the -vlog and -pragma options together will only encrypt the text between the pragmas. The following command encrypts the original verilog file (ori.v) that contained the NC Protect pragmas. The encrypted file is called enc.v.

```
rc:> encrypt -vlog -pragma org.v > enc.v
```

**IP Protection** 

The following example illustrates VHDL code with VHDL style NC Protect pragmas. You must specify --pragma protect before specifying the beginning (--pragma protect begin) and ending (--pragma protect end) pragmas.

```
entity secret_func is
    generic (w : integer := 4);
    port ( y: out bit_vector (w-1 downto 0);
        a, b: in bit_vector (w-1 downto 0) );
end;

-- pragma protect
-- pragma protect begin
architecture rtl of secret_func is
begin
    y <= a and b;
end;
-- pragma protect end</pre>
```

Specifying the -vhdl and -pragma options together will only encrypt the text between the pragmas. The following command encrypts the original VHDL file (ori.vhdl) that contained the NC Protect pragmas. The encrypted file is called enc.vhdl:

```
rc:/> encrypt -vhdl -pragma org.vhdl > enc.vhdl
```

#### **Encrypting Designs outside RTL Compiler**

Use NC-Protect to encrypt your RTL files. The encryption key can be either the Cadence default key or any non-default key of your choice. The level of protection can be either Level-0 or Level-1.

### **Loading Encrypted Designs**

You do not need a special, encryption specific command or option to an existing command to load encrypted designs in RTL Compiler. Use the two commands that you would use for non-encrypted designs: read\_hdl and read\_netlist. RTL Compiler can understand whether a file is encrypted, and process it accordingly. One command can take a mixture of plain-text and encrypted files, in any order. For example:

```
read_hdl plain_1.v enc_2.v plain_3.v enc_4.v

or
read hdl -vhdl enc 1.vhd plain 2.vhd enc 3.vhd plain 4.vhd
```

You can use the command once to load multiple designs, or as many times as there are designs.

**IP Protection** 

A design can be described by one or more HDL files. Each HDL file can be either

- Completely in Verilog
- Completely in VHDL

It can never be a mixture of Verilog and VHDL.

Each HDL file can be completely in plain text, fully encrypted, or a mixture of plain and encrypted text (partially encrypted).

If a design is described in multiple files, it can be:

- A mixture of plain-text and encrypted files;
- A mixture of Verilog and VHDL files.

If you are using one read\_hdl or read\_netlist command to load multiple files, they can be:

A mixture of plain-text and encrypted files;

In each of the loaded HDL files, where each Verilog file describes one or more modules while each VHDL file describes one or more entities or packages:

- Each encrypted HDL file is either fully or partially encrypted
- Each encrypted module or entity is either fully or partially encrypted
- Each encrypted module or entity has one or more protection blocks and each protection block is enclosed by a pair of NC-Protect pragmas:

```
// pragma protect begin_protected
// pragma protect end protected
```

- Each encrypted module or entity has its own encryption key or method embedded in the encrypted text
- Each encrypted module or entity has its own level-of-protection embedded in the encrypted text.

IP Protection

#### **Examining Protection Settings**

Before elaboration, each module or entity is represented by an hdl\_arch object. However, after elaboration, each module or entity is represented by a design or subdesign object.

Each hdl\_arch, design, or subdesign object has a boolean attribute named protected. This attribute indicates whether the netlist will be encrypted.

The value of protected is:

- false if that module or entity has no protection or only Level-0 protection
- true if that module or entity is given the Level-1 protection.

For each module or entity, the protected attribute's value is:

- false if HDL code is not encrypted
- false if HDL code is encrypted as Level-0 protected
- true if HDL code is encrypted as Level-1 protected

A user-defined module or entity is marked as Level-1 protected if its HDL source code is either fully or partially encrypted at Level-1.

You can identify the protection level of a module or entity by examining HDL code with the protected attribute.

- It has no protection if the HDL code is in plain text.
- It is Level-0 protected if the HDL code is either fully or partially encrypted and its protected attribute is false.
- It is Level-1 protected if the HDL code is either fully or partially encrypted and its protected attribute is true.

If you have not issued the elaborate command, you can obtain the protected value on hdl\_arch objects. On the other hand, if you have issued the elaborate command, you can obtain the value of protected on design and subdesign objects.

IP Protection

### **Writing Encrypted Designs**

You do not need any special commands or options to write out encrypted designs. Simply use the write\_hdl command as you would with a non-encrypted design. With protected modules whose level of protection are set to Level-1, the RTL Compiler encrypts their gate-level design description on a module-by-module basis. With each Level-1 protected module, the generated netlist is encrypted using the same encryption key/method as its source code and marked at the same level of protection as its source code.

#### **Design Hierarchy and Uniquification**

In this section, a design or subdesign is said to be "protected" if its protection setting is Level-1. An internally-generated tool-defined subdesign is protected if its parent module is a protected one.

If a certain tool-defined subdesign (for example, a mult\_unsigned subdesign) is needed by both a protected parent module and a unprotected parent module, that child subdesign is uniquified as two objects, one protected and the other not.

If an unprotected module instantiated a protected module, and the child module is ungrouped (you used the ungroup command), that parent module becomes a protected one and RTL Compiler will issue a warning message.



# **Simple Synthesis Template**

The following script is a simple script which delineates the very basic RTL Compiler flow.

```
# *****************
# * A very simple script that shows the basic RTL Compiler flow
# *****************
set attribute lib search path <full path of technology library directory> /
set attribute hdl search path <full path of hdl files directory> /
set attribute library <technology library> /
read hdl <hdl file names>
elaborate <top level design name>
set clock [define clock -period <periodicity> -name <clock name> [clock ports]]
external delay -input <specify input external delay on clock>
external delay -output <specify output external delay on clock>
synthesize -to mapped
report timing > <specify timing report file name>
report area > <specify area report file name>
write hdl > <specify netlist name>
write script > <script file name>
quit
```

# **Using Encounter RTL Compiler**Simple Synthesis Template

B

# **Encrypting Libraries**

To protect proprietary data, you can encrypt the ASCII library files. Use the <code>lib\_encrypt</code> utility to perform the encryption. The <code>lib\_encrypt</code> utility is installed along with the Encounter software. To encrypt the ASCII library file, use the following command:

```
lib encrypt [-ogz] [-help] in file out file
```

#### **Options and Arguments**

-help	Displays the syntax of the lib_encrypt command.
in_file	Specifies the name of library file to be encrypted.
-ogz	Creates a gzip file of the encrypted output library file.
out file	Specifies the name of the output file.

To check the .lib technology library files for any errors or compatibility issues, use the <code>check\_library</code> command within the rcl environment. The <code>rcl</code> command invokes the rcl environment. The syntax of the <code>rcl</code> command is:

```
rcl [-no custom] [-files file]
```

#### **Options and Arguments**

-no_custom	Specifies to read only the master <code>.synth_init</code> file, located in the installation directory.
	By default, RTL Compiler also loads the initialization file in your home directory and in your current design directory
-files	Specifies the name of a script (or command file) to execute.

**Encrypting Libraries** 

Specify the libraries to check with the <code>check\_library</code> command from within the rcl environment. The <code>lib\_encrypt</code> format is supported. The following example illustrates how to check the two libraries named <code>a.lib</code> and <code>b.lib</code>, starting from the unix environment:

```
unix> rcl
rcl:/> check_library { a.lib b.lib }
```

# Index

Symbols	definition <u>23</u> domains <u>154</u>
.synth_init <u>3</u>	removing <u>154</u>
'define statements	commands
	define_clock <u>154</u>
defining a macro <u>97</u>	edit_netlist ungroup 44
reading a design with Verilog	elaborate <u>117</u>
macros <u>99</u>	get_attribute <u>50</u>
	GUI <u>90</u>
Λ	new_seq_map <u>166</u>
Α	read_hdl <u>91,</u> <u>96</u>
'd d 107	read_sdc <u>153</u>
arithmetic packages <u>107</u>	redirect 249
attributes	report area 238
gen_module_prefix <u>14</u>	
hdl_language <u>93</u>	report gates 238
hdl_parameter_naming_style <u>130</u>	report timing 235
hdl_search_path <u>95, 118</u>	rm <u>154</u>
hdl_track_filename_row_col <u>133</u>	synthesize -to_generic 207
hdl_vhdl_case <u>108</u>	synthesize -to_mapped 207
hdl_vhdl_environment <u>104, 107</u>	write_hdl <u>264</u>
hdl_vhdl_lrm_compliance 106	write_sdc <u>153</u>
path <u>72</u>	constants
preserve <u>159</u>	definition <u>18</u>
preserve_cell <u>159</u>	constraints
h	timing <u>153</u>
	cost_groups
В	definition <u>23</u>
	generating timing reports for 236
bitblasting, all ports 261, 262	Critical Region Resynthesis 184
blackbox 189	
bottom-up synthesis 188	_
boundary optimization 164	D
buffers, inserted	
removing between hard regions 171	default values
removing between hard regions <u>17 i</u>	override
	for generics 130
C	define_clock <u>154</u>
C	delete_unloaded_seqs <u>164</u>
	design
capacitance units 154	definition <u>15</u>
case_insensitive 257	design constraints
cells	applying 151
preserving <u>159</u>	timing <u>151</u>
sequential cell mapping 166	
change_names -prefix 257	design information hierarchy 13
clocks	designs, encrypting 282
defining <u>154</u>	DRC <u>155</u>

drc_first 170	definition <u>38</u> hdl_impl
E	definition <u>38</u> hdl_inst
elaborate design 130	definition <u>34</u> hdl_label
encrypting designs 282 exceptions	definition 34 hdl_lib
definition <u>23</u>	definition <u>33</u>
generating timing reports for 236 excluding library cells 74 external_delays	hdl_oper definition <u>39</u> hdl_pack
definition 24	definition <u>39</u>
_	hdl_param definition <u>38</u>
F	hdl_pin
finding	definition <u>38</u> hdl_proc
HDL files 71	definition 35
libraries <u>71</u>	hdl_reg_naming_style_scalar 258
scripts <u>71</u>	hdl_reg_naming_style_vector <u>258</u> hdl_search_path <u>71</u>
	hdl_subp
G	definition <u>36</u>
gen_module_prefix <u>277</u>	hierarchy created by RTL Compiler 14
get2chip file 3	created by ICTE Compiler 14
group total worst slack 207	•
grouping <u>160</u> GUI commands <u>90</u>	1
GOI Commands <u>90</u>	incr_drc 207
11	incremental optimization (IOPT) 206
Н	instances definition 18
hard_region 171	definition <u>18</u>
HDL designs	•
specifying language 93 HDL files	L
directories, specifying 95	lbr <u>74</u>
setting the search path 71	lib_search_path <u>71</u>
HDL search paths specify 95, 118	libarcs definition <u>28</u>
hdl arch	libcells
definition <u>33</u>	definition <u>28</u>
hdl_bind	libpins
definition <u>37</u> hdl_block	definition <u>28</u> libraries
definition <u>33</u>	predefined
hdl_comp	common <u>105</u>
definition <u>37</u> hdl_config	Synergy <u>105</u> library

definition 27 library cells excluding 74 library format 74 converting 74 lib 74   M  macros Verilog 96 mapping sequential cells 166	definition 20 port_busses     definition 21 ports     bitblasting 261     definition 21 predefined     VHDL         Environments 105 preserve_cell 159 preserving cells 159 preserving modules 159
messages definition <u>16</u> module	R
synthesize 118 modules correlating to filename 50 naming 14 preserving 159 ungrouping 44	redundancy removal 183 replace_char 257 report timing -lint 235 reports runtime 207 root definition 15 runtime reporting 207
name individual bits of array ports and	S
registers <u>118</u> nets definition <u>20</u> new_seq_map <u>166</u>	script_search_path <u>71</u> scripts running <u>90</u> setting the search path <u>71</u>
0	SDC commands using <u>7</u> SDC constraints <u>153</u>
operating_conditions definition 29	search paths setting <u>71</u>
optimization settings <u>157</u>	seq_function definition <u>28</u> sequential cell mapping <u>166</u>
P	set_load <u>7</u> set_output_delay <u>7</u>
parameter override default values 117 parameter values, propagating 130 pin and subport, difference 24	setting search paths <u>71</u> Setup file <u>3</u> size_delete_ok <u>159</u> size_ok <u>159</u> structural constructs
pin_busses definition 20 pins	Verilog 111 subdesigns definition 22

subport and pin, difference 24 subport_busses definition 22 subports definition 22 supported VHDL environments 105 libraries common 105 libraries Synergy environment 105 Synergy predefined VHDL libraries 105 synthesis scripts running 90  T  technology library setting the search path 71 setting the target library 72 timing constraints 153 timing models 81 reasons for a cell to be marked as timing model 81 timing reports generating 235 timing units 154	case, specifying 108 code compliance with LRM, enforcing 106 environment, setting 104 predefined common environment 105 environments 105 Synergy libraries 105 show mapping between libraries and directory 106  W  wire-load models definition 29 write_do_ccd validate 153 write_hdl -generic 266 write_sdc 267
ungrouping 160 automatic 162 units capacitance 154 timing 154 unusable cells reasons for a cell to be marked unusable 76 use during synthesis 76	
Verilog keep track of RTL source code 133 version, specifying 93 VHDL	

arithmetic packages from vendors 107