+1 (858) 405-2529mataijanarbek@gmail.com

INTERESTS

FPGA design, high-level synthesis, embedded vision, high performance computing (GPU) platforms for machine learning, robotics, computer vision, 3D computer vision, applications of FPGA for computer vision, compression, big data, machine learning and cloud computing.

EDUCATION

University of California, San Diego, La Jolla, CA, USA

Ph.D. in Computer Science, March 2015

Advisor: Prof. Ryan Kastner

Korea Advanced Institute of Science and Technology (ICU), Daejon, S. Korea

M.S. in Computer Science, 2007 Advisor: Prof. Dong-Soo Han

Mongolian University of Science and Technology, Ulaanbaatar, Mongolia

B.S. in Computer Science, 2004

COMPUTER SKILLS

Programming: Python, C, C++, OpenCL, CUDA, VHDL and Verilog

Tools: Git, Continuous Integration, LLVM, OpenCV, MATLAB, Latex, Valgrind, Clang Hardware: High-Level Synthesis (HLS), FPGA design, GPU, Xilinx/Altera tools, Modelsim Boards: Altera/Xilinx FPGA boards, Zedboard, Chili Pepper Radio board, FMCOMMS1-EBZ

Web/Database: Mysgl, HTML5

Protocols: Working knowledge of PCIe, AXI, SPI, IIC

EXPERIENCE

Principal Software Engineer

Feb 2018 to date

Advanced R & D Product Development team at Cognex Corporation

Senior Software Engineer

March 2015 to Feb 2018

Advanced R & D Product Development team at Cognex Corporation

Assistant Adjunct Professor

March 2017 to Oct 2017

Department of Computer Science and Engineering, University of California, San Diego

Lecturer

Fall 2015, Spring 2016, Summer 2016

Department of Computer Science and Engineering, University of California, San Diego

Graduate Student Researcher

September 2009 to 2015

Department of Computer Science and Engineering, University of California, San Diego

Research Intern

June 2013 to September 2013

Microsoft Research, Redmond, WA

• Designed canonical Huffman encoding on an FPGA

Research Intern

July 2011 to October 2011

Xilinx Research Lab, Dublin, Ireland

• Designed Viola and Jones based face detection system on an FPGA

Researcher

February 2007 to March 2009

Electronics and Telecommunications Research Institute, Daejon, S. Korea

• Helped in integrating different networked platforms

Graduate Student Researcher

February 2005 to February 2007

Samsung-ICU Joint Research Center, Daejon, S. Korea

• Helped in development of stress prediction model for the mobile u-health phone

TEACHING

- 1. Fall 2015, WES 237C Hardware for Wireless Embedded Systems
- 2. Spring 2016, CSE 291 Embedded Image Processing using FPGAs

TEACHING ASSITANTSHIPS

- 1. Winter 2011, CSE 30 Computer Organization and Systems Programming
- 2. Fall 2012, WES 237C Hardware for Wireless Embedded Systems
- 3. Spring 2013, WES 207 Capstone Project
- 4. Fall 2013, WES 237C Hardware for Wireless Embedded Systems
- 5. Winter 2014, WES 237A Introduction to Wireless Embedded Systems Design
- 6. Fall 2014, WES 237C Hardware for Wireless Embedded Systems

PROFESSIONAL ACTIVITIES

1. Reviews

- Journal reviewer: Embedded Systems Letters, International Journal of Reconfigurable Computing
- External reviewer: ICCD 2011, FPL 2011, FPL 2013, FPL 2014, ASAP 2014
- 2. Invited Participants
 - Amazon Research Symposium, Seattle, WA 2014
 - Latin American eScience Workshop, Sao Paulo, Brazil 2013
 - Astana start-up weekend, Astana, Kazakhstan, 2012

PUBLICATIONS Theses:

 J. Matai , "Templates and Patterns: Augmenting High-Level Synthesis for Domain-Specific Computing," PhD Thesis, Department of Computer Science and Engineering, University of California, San Diego, March 2015.

Books:

R. Kastner, J. Matai S. Neuendorffer, "Parallel Programming for FPGAs," http://hls.ucsd.edu/

Journals:

- A. Irturk, J. Matai, J. Oberg, J. Su, R. Kastner, "Simulate and Eliminate: A Top-to-Bottom Design Methodology for Automatic Generation of Application Specific Architectures," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, issue 8, August 2011
- 2. HM. Do, **J. Matai**, YH. Suh, YS. Kim, BK. Kim, HS. Kim, T. Tanikawa, K. Ohba, JY. Lee and W. Yu, "Connection Framework of RT-Middleware and CAMUS for Maintaining Ubiquity between Two Ubiquitous Robot Spaces," *Advanced Robotics*, vol. 23, issue 12, 2009.

Peer-Reviewed Conference and Workshop Publications:

- J. Matai, D. Richmond, D. Lee, Z. Blair, Q.Wu, A. Abazari and R. Kastner, "Resolve: Computer Generation of High-Performance Sorting Architectures from High-Level Synthesis," International Symposium on Field Programmable Gate Arrays (FPGA), February 2016 Acceptance Rate 20/105 = 19%
- 2. **J. Matai**, D. Lee, A. Althoff and R. Kastner, "Composable, Parameterizable Templates for High Level Synthesis," *Design Automation and Test in Europe (DATE)*, March 2016 **Acceptance Rate 199/829 = 24**%
- 3. B. Mao, W. Hu, A. Althoff, **J. Matai**, J. Valamehr, T. Sherwood, D. Mu, and R.Kastner, "Quantifying Timing-Based Information Flow in Cryptographic Hardware," *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)-accepted*

- 4. Q. Gautier, A.Shearer, **J. Matai**, D. Richmond, P. Meng and R.Kastner, "Real-time 3D Reconstruction for FPGAs: A Case Study for Evaluating the Performance, Area, and Programmability Trade Offs of the Altera OpenCL SDK," *International Conference on Field-Programmable Technology*, December 2014
- 5. **J. Matai**, D. Richmond, D. Lee and R. Kastner, "Enabling FPGAs for the Masses," First International Workshop on FPGAs for Software Programmers, September 2014.
- D. Lee, J. Matai, B. Weals and R. Kastner, "High Throughput Channel Tracking for JTRS Wireless Channel Emulation," 24th International Conference on Field Programmable Logic and Applications, September 2014
- J. Matai, JY. Kim and R. Kastner, "Energy Efficient Canonical Huffman Encoding," 25th
 IEEE International Conference on Application-specific Systems, Architectures and Processors, June 2014 Acceptance Rate 22/85 = 25.9%.
- 8. M. Kimura, J. Matai, M. Jacobsen and R. Kastner, "A Low-Power AdaBoost-Based Object Detection Processor Using Haar-Like Features," *IEEE International Conference on Consumer Electronics*, September 2013.
- 9. **J. Matai**, P. Meng, L. Wu, B. Weals and R. Kastner, "Designing a Hardware in the Loop Wireless Digital Channel Emulator for Software Defined Radio," 11th International Conference on Field-Programmable Technology, December 2012 **Acceptance Rate 24/114** = 21%
- 10. **J. Matai**, J. Oberg, A. Irturk, T. Kim and R. Kastner, "Trimmed VLIW: Moving Application Specific Processors Towards High Level Synthesis," *The Electronic System Level Synthesis Conference*, June 2012.
- 11. J. Matai, A. Irturk and R. Kastner, "Design and Implementation of an FPGA-based Real-Time Face Recognition System," IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, May 2011 Acceptance Rate: 42/119 = 35.3%
- HM. Do, J. Matai, YH. Suh, YS. Kim, BK. Kim, HS. Kim, T. Tanikawa, K. Ohba, JY. Lee and W. Yu, "Connection methodology for two ubiquitous robot spaces - connection of RT-Middleware and CAMUS," *IEEE/ASME International Conference on Advanced Intelligent Mechatronics*, July 2008.
- DS. Han, JS. Song, J. Matai and MK. Lee, "Stress Prediction System for Mobile U-health," 9th International Conference on e-Health Networking, Applications and Services, june 2007.
- 14. **J. Matai** and DS. Han, "Learning-Based Trust Model for Optimization of Selecting Web Services," 9th Asia-Pacific Web Conference, May 2007.

INTERESTS Swimming, table tennis and soccer