

Fig. 5 FPGA draft: separately synthesized block costs
OOC synthesis + opt_design; nominal throughput at 100 MHz, no routing

