ECE408

Applied Parallel Programming

Lecture 21: Parallel Sparse Methods

Objective


- To learn the key techniques for compacting input data in parallel sparse methods for reduced consumption of memory bandwidth
 - better utilization of on-chip memory
 - fewer bytes transferred to on-chip memory
 - Better utilization of global memory
 - Challenge: retaining regularity

Sparse Matrix

- Many real-world systems are sparse in nature
 - Linear systems described as sparse matrices
- Solving sparse linear systems
 - Iterative Conjugate Gradient solvers based on sparse matrix-vector multiplication is a common method
- Solution of PDE systems can be formulated into linear operations expressed as sparse matrix-vector multiplication

	Science Area	Number of Teams	Codes	Struct Grids	Unstruct Grids	Dense Matrix	Sparse Matrix	N- Body	Monte Carlo	FFT	PIC	Sig I/O
In the High Performance Computing world	Climate and Weather	3	CESM, GCRM, CM1/WRF, HOMME	X	X		Х		X			X
	Plasmas/ Magnetosphere	2	H3D(M),VPIC, OSIRIS, Magtail/UPIC	X				Х		X		X
	Stellar Atmospheres and Supernovae	5	PPM, MAESTRO, CASTRO, SEDONA, ChaNGa, MS-FLUKSS	X			Х	Χ	X		X	X
	Cosmology	2	Enzo, pGADGET	Χ			Х	Х				
	Combustion/ Turbulence	2	PSDNS, DISTUF	X						X		
	General Relativity	2	Cactus, Harm3D, LazEV	X			Х					
	Molecular Dynamics	4	AMBER, Gromacs, NAMD, LAMMPS				Х	Х		X		
	Quantum Chemistry	2	SIAL, GAMESS, NWChem			Х	Х	Х	X			X
	Material Science	3	NEMOS, OMEN, GW, QMCPACK			Χ	Х	Х	X			
	Earthquakes/ Seismology	2	AWP-ODC, HERCULES, PLSQR, SPECFEM3D	X	X			Х				X
	Quantum Chromo Dynamics	1	Chroma, MILC, USQCD	X		X	Х					
	Social Networks	1	EPISIMDEMICS									
	Evolution	1	Eve									
	Engineering/System of Systems	1	GRIPS,Revisit						X			4
	Computer Science	1			X	X	Χ			Χ		X

Sparse Matrix in Analytics and Al



Real Examples

- 1.0


- 0.5

0.0

-0.5


-1.0

Weight matrix for a production DNN



- Netflix Dataset 1.14%
- Amazon Dataset
 - very large (310M users)
 - very sparse (160M products)

Sparse Matrix-Vector Multiplication (SpMV)



Challenges

- Compared to dense matrix vector multiplication, SpMV
 - Is irregular/unstructured
 - Benefits little from the optimization tricks, ideas previously discussed
- Key to maximal performance
 - Reduce sparsity (by removing zeros)
 - Maximize regularity (by reducing divergence and load imbalance)
 - Maximize DRAM burst utilization (layout arrangement)

A Simple Parallel SpMV

Row 0	3	0	1	0	Thread 0
Row 1	0	0	0	0	Thread 1
Row 2	0	2	4	1	Thread 2
Row 3	1	0	0	1	Thread 3

Each thread processes one row

Compressed Sparse Row (CSR) Format

CSR Representation

```
      Row 0
      Row 2
      Row 3

      Nonzero values
      data[7]
      { 3, 1, 2, 4, 1, 1, 1 }


      Column indices
      col_index[7]
      { 0, 2, 1, 2, 3, 0, 3 }

      Row Pointers
      row_ptr[5]
      { 0, 2, 2, 5, 7 }
```


Dense representation

Row 0	3	0	1	0	Thread 0
Row 1	0	0	0	0	Thread 1
Row 2	0	2	4	1	Thread 2
Row 3	1	0	0	1	Thread 3

CSR Data Layout



CSR Kernel Design




A Parallel SpMV/CSR Kernel (CUDA)

```
1. __global__ void SpMV_CSR(int num_rows, float *data, int
    *col_index, int *row_ptr, float *x, float *y) {
2.    int row = blockIdx.x * blockDim.x + threadIdx.x;
3.    if (row < num_rows) {
4.       float dot = 0;
5.       int row_start = row_ptr[row];
6.       int row_end = row_ptr[row+1];
7.       for (int elem = row_start; elem < row_end; elem++)
8.            dot += data[elem] * x[col_index[elem]];
9.            y[row] = dot;
            }
        }
}</pre>
```


CSR Kernel Load Imbalance

Threads execute different number of iterations




CSR Kernel Memory Divergence (Uncoalesced Accesses)

- Adjacent threads access non-adjacent memory locations
 - Grey elements are accessed by all threads in iteration 0




Regularizing SpMV with ELL(PACK) Format



- Pad all rows to the same length
 - Inefficient if a few rows are much longer than others
- Transpose (Column Major) for DRAM efficiency
- Both data and col_index padded/transposed


ELL Kernel Design



A parallel SpMV/ELL kernel

```
1. global void SpMV ELL(int num rows, float *data,
     int *col index, int num elem, float *x, float *y) {
   int row = blockIdx.x * blockDim.x + threadIdx.x;
   if (row < num rows) {</pre>
  float dot = 0;
5. for (int i = 0; i < num elem; i++)
        dot += data[row+i*num rows]*x[col index[row+i*num rows]];
7. y[row] = dot;
```

Memory Coalescing with ELL



col_index

Coordinate (COO) format

Explicitly list the column & row indices for every non-zero element

			Row 0		Row 2			Row 3				
Nonzero values	data[7]	{	3,	1,	2	,	4,	1,		1,	1	}
Column indices	col_index[7]	{	0,	2,	1	• •	2,	3,		0,	3	}
Row indices	<pre>row_index[7]</pre>	{	0,	0,	2	,	2,	2,		3,	3	}

COO Allows Reordering of Elements

```
      Row 0
      Row 2
      Row 3

      Nonzero values data[7]
      { 3, 1, 2, 4, 1, 1, 1, 1 }

      Column indices col_index[7]
      { 0, 2, 1, 2, 3, 0, 3 }


      Row indices row_index[7]
      { 0, 0, 2, 2, 2, 2, 3, 3 }
```

```
Nonzero values data[7] { 1 1, 2, 4, 3, 1 1 }
Column indices col_index[7] { 0 2, 1, 2, 0, 3, 3 }
Row indices row_index[7] { 3 0, 2, 2, 0, 2, 3 }
```


```
for (int i = 0; i < num_elem; row++)
y[row_index[i]] += data[i] * x[col_index[i]];</pre>
```

a sequential loop that implements SpMV/COO

COO Kernel Design Accessing Input Matrix and Vector



COO kernel Design Accumulating into Output Vector





Hybrid Format



- ELL handles typical entries
- COO handles exceptional entries
 - Implemented with segmented reduction

Often implemented in sequential host code in practice










Reduced Padding with Hybrid Format



READ CHAPTER 10