


Truth table of the design step

	Input				Output						
	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	/				/		0
1	0	0	0	1	0			0	0	0	0
2	0	0	1	0	/		0			0	
3	0	0	1	1	/				0	0	
4	0	1	0	0	0			0	0		
5	0	1	0	1		0			0		
6	0	1	1	0		0					
7	0	1	1	1				0	0	0	0
8	1	0	0	0							
9	1	0	0	1					0		
10	1	0	1	0							
11	1	0	1	1							
12	1	1	0	0							
13	1	1	0	1							
14	1	1	1	0							
15	1	1	1	1							

Truth table of your implementation

	Input				Output						
	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0		\					0
1	0	0	0	1	0			0	0	0	0
2	0	0	1	0		/	0			0	
3	0	0	1	1	/	/		/	0	0	
4	0	1	0	0	0		/	0	0	/	
5	0	1	0	1	/	0	/	/	0		
6	0	1	1	0	/	0	/	/	/	/	/
7	0	1	1	1			/	0	0	0	0
8	1	0	0	0	/		/			/	/
9	1	0	0	1	/		/	/	0		
10	1	0	1	0	/		0				
11	1	0	1	1	/	/			0		
12	1	1	0	0					0		
13	1	1	0	1	/	0	/		0		
14	1	1	1	0	/	0			/		
15	1	1	1	1	/	/	/	/	0		