System-Level Design (and Modeling for Embedded Systems)

Lecture 1 – Introduction & Overview

Kim Grüttner kim.gruettner@dlr.de
Henning Schlender henning.schlender@dlr.de
Jörg Walter joerg.walter@offis.de

System Evolution and Operation German Aerospace Center (DLR)

&

Distributed Computation and Communication OFFIS



© 2009 Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu

Who we are





Dr. Kim Grüttner DLR, EVO Department



Henning Schlender DLR, EVO Department



Dr.-Ing. Jörg Walter OFFIS, DCC Group



Sven Mehlhop Uni Oldenburg, EHS

Lecture 1: Outline



Introduction

- Embedded systems
- Abstraction levels, design flow
- System-level design
- Design tasks, challenges and tools

Course information

- Administration
- Topics
- Materials
- Policies
- Timetable

Embedded Systems




- Systems that are part of a larger system
 - Application-specific
 - Diverse application areas
 - Tight constraints
 - Real-time, performance, power, size
 - Cost, time-to-market, reliability



- Far bigger market than generalpurpose computing (PCs, servers)
 - \$86 billion in 2020, >\$116 billion by 2025,6.1% annual growth

[https://www.marketsandmarkets.com/Market-Reports/embedded-system-market-98154672.html]









Embedded System Design is hard...



When car electronics go wrong

Toby Hagon February 15, 2012

Comments 96





Drive editor, Toby Hagon, got a nasty surprise when the electronics in a Porsche Panamera locked him and his family in the car.

They can make modern motoring more comfortable, but electronics also have the potential to endanger lives.

Modern cars may be more comfortable, cleaner and connected than ever, but they also have the potential to cause significant inconvenience, major traffic jams - or even endanger your life.

This morning an **Audi A8's entire electrical system shut down** while it was travelling south in the Eastern Distributor. It took two tow trucks to move it and caused extensive traffic jams.

Two years ago I discovered how badly things can go wrong with the electronics in modern cars when I was stuck in a \$400,000 Porsche that locked me and my family in the parked car.

The Bug That Destroyed a Rocket

Mordechai Ben-Ari

Department of Science Teaching Weizmann Institute of Science Rehovot 76100 Israel <moti.ben-ari@weizmann.ac.il>

Reprinted with permission from *Journal of Computer Science Education*, vol. 13 no. 2, pp. 15-16. Copyright (c) 1999, ISTE (International Society for Technology in Education), 800.336.5191 (U.S. & Canada) or 541.302.3777 (Int'l), iste@iste.org, www.iste.org. All rights reserved.

Author's Note

In the 2000 December issue of *inroads*, Michael Williams suggested that the failure of the Ariane 5 rocket launch could be used as a case study in teaching programming concepts. Here is an article I wrote several years ago in which I present the story of the Ariane 5 in terms used to teach introductory computer science.

The morning of the 4th of June 1996 was partially cloudy at Kourou in Guyana as the European Space Agency (ESA) prepared for the first launch of the French-built Ariane 5 rocket. The rocket lifted off at 09:34. Just 37 seconds later, the rocket veered on its side and began to break up. The range safety mechanism identified the impending catastrophe and initiated explosive charges that blew up the rocket to prevent further damages and possible casualties. An investigation by the ESA determined that the accident was caused by a software 'bug . This is the story of that bug.

Sorry - a bit of physics

A short description of the physics involved will make the explanation of the bug more intelligible. Students whose health would be damaged by reading physics can skip this section.


Newton's third law explains how a rocket is launched. The backwards force of the jet stream from the nozzle is balanced by a forward force on the body of the rocket. However, the rocket, which is just a long narrow tube, is very unstable. The rocket must be steered by changing the

 $https://www.researchgate.net/publication/220612984_The_bug_that_destroyed_a_rocket$

... and getting harder



- Growing system complexities
 - Increasing application demands
 - Device convergence (multimedia, infotainment, GPS, ...)
 - Technological advances
 - Multi-Core/Multi-Processor System-On-Chip (MPSoC)




Source: SEMATECH; Courtesy of: T. Givargis, F. Vahid. "Embedded System Design", Wiley 2002.

Raising the level of abstraction

... and even harder for extra-functional properties





Multirotor Demonstrator






Mixed-Critical System




- ▶ Development of a Mixed-Critical Systems on a single Chip
- Basis: Quadrocopter
- ► Safety Critical Application: Avionics
 - Altitude control
 - Attitute control
- ► Non-safety-critical application:
 - Objekt tracking (image processing)
- Avionics control unit
 (ASG)Various hardware and
 software components that are
 prerequisites for controlling the
 flight behavior of the
 quadrocopter.
- Acquisition, detection, tracking and dispatch system (AEVV system)Functionalities and hardware components of the non-safety-critical application.




Hardware






Xilinx Zynq 7000





Multi-Processor System-On-Chip (MPSoC) The Xilinx ZYNQ – UltraScale+ platform






Source: http://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html

HW Architecture






Mapping/Allocation




- Flight and attitude control
 - Execution on soft cores in the FPGA
 - Without support of an operating system
 - Requires interfaces for I2C, PPM and GPIO
- Object tracking
 - Runs on Dual ARM Core
 - Requires Linux as operating system
 - Multimedia libraries
 - Requires interfaces to USB and network



More info







Final Presentation:

https://uol.de/f/2/dept/informatik/ag/avio nicarchitecture/PGAA_Praesentation_R ev4_20150331.pdf

Final Report:

https://uol.de/f/2/dept/informatik/ag/avio nicarchitecture/PGAA_Dokumentation_ final_20150414.pdf Schlender, Henning; Stemmer, Ralf; Grüttner, Kim; Ehmen, Günter; Westphal, Bernd; Bruns, Friederike (2023): **Teaching Cyber-Physical Systems in Student Project Groups**. SEUH 2023. DOI:

https://doi.org/10.18420/seuh2023_05. Gesellschaft für Informatik, Bonn. ISSN: 1617-5468. ISBN: 978-3-88579-727-2 S. Becker, C. Gerth. (Heag.): SEUH 2023. Lecture Notes in Informatics (LNI). Genellschaft für Informatik, Bonn 2023. 43

Teaching Cyber-Physical Systems in Student Project Groups

Henning Schlender¹³, Ralf Stemmer¹³, Kim Grüttner¹³, Günter Ehmen¹³, Bernd Westphali

Abstract: The development of Cybor-Physical Systems (CPS) requires software engineering componence in an intendisciplinary context including physics, uncelastronics, and electrical engineering haddings, which will have alternative engineering and the discussive conjugation of the Control conjugation of the Control conjugation of the Control conjugation of the Control configuration of the Control control configuration of the Control configuration of the Control control

In this paper we report on a survey that we conducted among alumni of a set of nine PGs that worked on different challenging CPS problems. The unit questions were how alumni who already started their professional curear auess the learning respirate part affective aspects of the design of the CPS PGs in histolight. The responses industs a goal learning success on the units learning objectives of the considered CPS PGs, and a large manipiety of respectation considers the conserve to be comparable?

Keywords: Software Engineering, Systems Engineering, Cyber-Physical Systems, Project Grou Alsonii, Survey

1 Introduction


Cyber Physical Systems (CPS) are already emisperson in our dusly lives and are silt incensingly entends with substructional state in densities when the reportation system model advices, or factory animations. Among the characteristics of CPS are the appearance with a physical entenders in a rathlate, finitely, and side mane Hence, the development of CPS reporters competences from many different deciplements being physics, such demanders and experience of CPS reporters competences from many different deciplements and programs of the competence of CPS reporters competences and solvent many different deciplement of CPS reporters of CPS reporters and reporters and reporter and reporter and reporters, and of contract and reporter and reporte

Can von Onsacky (reservoir Controlle), Ossenburg, Ostenburg,
 Ineming, schlender if Olic de, ralf, siemmer Wollt de, kim, graetiner Wollt de, guester ehmen Wollt de, horsd wordshalf de de, frisalerike hruss direct, de

Abstraction Levels



- Growing system complexities
- Move to higher levels of abstraction [ITRS07, itrs.net]
 - Electronic system-level (ESL) design



Source: R. Doemer, UC Irvine

System-Level Design



From system specification

- · Functionality, behavior
 - Application algorithms
 - Constraints


To system architecture

- Structure
 - Spatial and temporal order
 - Components and connectivity
 - Across hardware and software

Design automation at the system level

- Modeling and simulation
- Synthesis
- Verification

Requirements, constraints



Implementation (HW/SW synthesis)

System Specification



Capture requirements

- Functional
 - Free of any implementation details
- Non-functional
 - Quality metrics, constraints

Formal representation

- Models of computation
 - Analysis of properties
- Executable
 - Validation through simulation

Natural language Ambiguous Incomplete

> Application development


Precise description of desired system behavior

System Architecture



Processing elements (PEs)

- Processors
 - General-purpose, programmable
 - Digital signal processors (DSPs)
 - Application-specific instruction set processor (ASIP)
 - Custom hardware processors
 - Intellectual property (IP)
- Memories



Communication elements (CEs)

- Transducers, bus bridges
- I/O peripherals

Busses

- Communication media
 - Parallel, master/slave protocols
 - Serial and network media

- Heterogeneous multiprocessor systems
 - Multi-Processor System-on-Chip (MPSoC)

System Implementation



Hardware


- Microarchitecture
- Register-transfer level (RTL)

Software

- Application (object) code
- Real-time operating system (RTOS)
- Hardware abstraction layer (HAL)

Interfaces


- Pins and wires
- Arbiters, muxes, interrupt controllers (ICs), etc.
- Bus protocol state machines



- Further logic and physical synthesis
 - Manufacturing
 - Prototyping boards

Processor Implementation Options





Source: T. Noll, RWTH Aachen, via R. Leupers, "From ASIP to MPSoC", Computer Engineering Colloquium, TU Delft, 2006

Design Challenges



Design quality metrics and constraints


- Performance
 - Latency and throughput
- Power
 - Static and dynamic power consumption
- Cost
 - Unit and non-recurring engineering (NRE) costs
- Dependability and reliability
 - Fault tolerance, safety, correctness, mean time between failure (MTBF)
- Management
 - Time-to-market, maintainability, flexibility
- •

Multi-objective optimization in vast design space

- Complexity
 - ➤ High degree of parallelism, large number of implementation options
- > Heterogeneity
 - > Different types of components and applications, irregular architectures


Electronic System-Level (ESL) Flow





System-On-Chip Design Flow





Lecture 1: Outline



✓ Introduction

- ✓ Embedded systems
- ✓ Abstraction levels, design flow
- √ System-level design
- ✓ Design tasks, challenges and tools

Course information

- Administration
- Topics
- Materials
- Policies
- Timetable

Class Administration



Schedule

See Timetable (next slide) and Stud.IP (will be updated)

Instructor(s)

- First part (SLD theory and SpecC)
 - Kim Grüttner (kim.gruettner@dlr.de) main responsible
 - Henning Schlender (henning.schlender@dlr.de)
- Second part (SystemC)
 - Jörg Walter (joerg.walter@offis.de) main responsible
 - Sven Mehlhop (sven.mehlhop@offis.de)

Office hours: by appointment

Information

- Announcements, assignments: Stud.IP
- Questions, discussions: Stud.IP

Examination

- Oral examinations
- Duration: 30 min (15 min SLD theory and SpecC & 15 min SystemC)
- Examinar: Kim Grüttner for SLD theory and SpecC, Jörg Walter for SystemC
- Dates for oral examination: Between August and September 2024

Time Table




| Day 🔻 | Date 🔻 | Star 🕶 | End 🔽 | Type 🔻 | Topic | Lecurer(s) | Literature |
|--------|------------|--------|-------|-----------|---|---------------|---|
| Monday | 08.04.2024 | 12:15 | 13:45 | Lecture | Introduction | Kim Grüttner | lecture slides only |
| Monday | 08.04.2024 | 14:15 | 15:45 | Lecture | Methodologies, Models, Languages | Kim Grüttner | Orange book, Chapter 2, 3.2 - 3.3 |
| Monday | 15.04.2024 | 12:15 | 13:45 | Excercise | Methodologies, Models, Languages | Kim Grüttner | Exercise 1 |
| Monday | 15.04.2024 | 14:15 | 15:45 | Lecture | Models of Computation | Kim Grüttner | Orange book, Chapter 3.1 |
| Monday | 22.04.2024 | 12:15 | 13:45 | Excercise | Models of Computation | Kim Grüttner | Exercise 2 (Task 1 - 4) |
| Monday | 22.04.2024 | 14:15 | 15:45 | Lecture | The SpecC Language | Kim Grüttner | Yellow book, Chapter 1 |
| Monday | 29.04.2024 | 12:15 | 13:45 | Lecture | Specification & Refinement I | Kim Grüttner | Orange Book, Chapter 7 with focus on 7.4 |
| | | | | Lecture/ | Specification & Refinement II & The SpecC | | Orange Book, Chapter 7 with focus on 7.4, Setup |
| Monday | 29.04.2024 | 14:15 | 15:45 | Excercise | Language | Kim Grüttner | of SpecC environment, Exercise 2 (Task 5) |
| Monday | 06.05.2024 | 12:15 | 13:45 | Lecture | System Synthesis and Exploration | Kim Grüttner | Orange book, Chapter 4, 5 & 6 |
| Monday | 06.05.2024 | 14:15 | 15:45 | Excercise | Refinement in SpecC | Kim Grüttner | Exercise 3 (Task 1) |
| Monday | 13.05.2024 | 12:15 | 13:45 | Lecture | Computation Modeling & Refinement | Kim Grüttner | Orange book, Chapter 3.4 |
| Monday | 13.05.2024 | 14:15 | 15:45 | Lecture | Communication Modeling & Refinement | Kim Grüttner | Orange book, Chapter 3.5 |
| Monday | 27.05.2024 | 12:15 | 13:45 | Excercise | Communication Modeling & Refinement | Kim Grüttner | Exercise 3 (Task 2-4) |
| Monday | 27.05.2024 | 14:15 | 15:45 | Lecture | SystemC Part I | Jörg Walter | Red Book |
| Monday | 03.06.2024 | 12:15 | 13:45 | Lecture | Introduction to C++ for SystemC | Jörg Walter | lecture slides only |
| Monday | 03.06.2024 | 14:15 | 15:45 | Excercise | SystemC Part I (Excercise) | Jörg Walter | Excercise 4 |
| Monday | 10.06.2024 | 12:15 | 13:45 | Lecture | SystemC Part II | Jörg Walter | Red Book |
| Monday | 10.06.2024 | 14:15 | 15:45 | Excercise | SystemC Part II (Excercise) | Jörg Walter | Excercise 5 |
| Monday | 17.06.2024 | 12:15 | 13:45 | Lecture | SystemC TLM Part I | Jörg Walter | Red Book (2nd edition only) |
| Monday | 17.06.2024 | 14:15 | 15:45 | Excercise | SystemC TLM (Excercise) | Jörg Walter | Excercise 6 (Task 1+2) |
| Monday | 24.06.2024 | 12:15 | 13:45 | Lecture | SystemC TLM Part II | Jörg Walter | Red Book (2nd edition only) |
| Monday | 24.06.2024 | 14:15 | 15:45 | Excercise | SystemC TLM (Excercise) | Jörg Walter | Excercise 6 (Task 3) |
| Monday | 01.07.2024 | 12:15 | 13:45 | Lecture | SystemC SW Refinement: TLM | Jörg Walter | Red Book (2nd edition only) |
| Monday | 01.07.2024 | 14:15 | 15:45 | Excercise | SystemC SW Refinement: TLM (Excercise) | Jörg Walter | Excercise 7 (Task 1+2) |
| | | | | Lecture | SystemC SW Refinement: ISS | Jörg Walter | Red Book (2nd edition only) |
| | | | | Excercise | SystemC SW Refinement: ISS (Excercise) | Jörg Walter | Excercise 7 (Task 3) |
| | | | | | | Kim Grüttner/ | |
| TBD | TBD | TBD | TBD | Q&A | Q&A Session | Jörg Walter | Q&A handout |


Textbooks (1)



Main textbooks

- D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner, Embedded System Design: Modeling, Synthesis, Verification, Springer, 2009 ("orange book")
- E-Book uploaded at Stud.IP (only for personal usage in this lecture!)
- D. C. Black, J. Donovan, B. Bunton, A. Keist, SystemC: From The Ground Up, Second Edition, Springer 2010 ("red book")
- E-Book uploaded at Stud.IP (only for personal usage in this lecture!)





Textbooks (2)



- Optional books (cont'd)
 - F. Vahid, T. Givargis, Embedded System Design: A Unified Hardware/Software Introduction, Wiley, John & Sons, 2001 ("blue book")
 - Background about embedded systems in general
 - A. Gerstlauer, R. Doemer, J. Peng, D. Gajski, System Design: A Practical Guide with SpecC, Kluwer, 2001 ("yellow book")
 - Practical, example-driven introduction using SpecC
 - Slides uploaded at Stud.IP
- Additional reading material posted on Stud.IP



