

System-Level Design (and Modeling for Embedded Systems)

Lecture 8 – Communication Modeling & Refinement


Kim Grüttner `kim.gruettner@dlr.de`
Henning Schlender `henning.schlender@dlr.de`
Jörg Walter `joerg.walter@offis.de`

System Evolution and Operation
German Aerospace Center (DLR)
&
Distributed Computation and Communication
OFFIS



© 2009 Andreas Gerstlauer
Electrical and Computer Engineering
University of Texas at Austin
`gerstl@ece.utexas.edu`


- **Communication layers**
 - Application
 - Network: presentation, session, transport
 - Communication: link, stream, media access
 - Protocol, physical
- **Communication synthesis**
 - Automatic layer-based generation



- **Events, transitions**
 - Pure control flow, no data
 - **Shared variables**
 - No control flow, no synchronization, only data
 - **Synchronous message passing**
 - No buffering, two-way control flow
 - **Asynchronous message passing**
 - Only control flow from sender to receiver guaranteed
 - May or may not use buffers (implementation dependent)
 - **Queues**
 - Fixed, defined queue length (buffering)
 - **Complex channels**
 - Semaphores, mutexes
- **Reliable communication primitives (lossless, error-free)**

- **For each transaction between two communication partners**

- 1 sender, 1 receiver
- 1 master (initiator),
1 slave (listener, target)



- **Any combination of master/slave, sender/receiver**

- **Master/Slave bus**

- Statically fixed master/slave assignments for each PE pair
- PEs can be masters, slaves or both (two ports for comm. with different PEs)

- **Node-based bus (e.g. Ethernet, CAN):**

- Sender is master, receiver is slave

- **Reliable (loss-less, error-free)??**

- **ISO/OSI 7-layer network model**


Layer	Semantics	Functionality	Implementation	OSI
Application	Channels, variables	Computation	Application	7
Presentation	End-to-end typed messages	Data formatting	Application	6
Session	End-to-end untyped messages	Synchronization, Multiplexing	OS kernel	5
Transport	End-to-end data streams	Packeting, Flow control, Error correction	OS kernel	4
Network	End-to-end packets	Routing	OS kernel	3
Link	Point-to-point logical links	Station typing, Synchronization	Driver	2b
Stream	Point-to-point control/data streams	Multiplexing, Addressing	Driver	2b
Media Access	Shared medium byte streams	Data slicing, Arbitration	HAL	2a
Protocol	Media (word/frame) transactions	Protocol timing	Hardware	2a
Physical	Pins, wires	Driving, sampling	Interconnect	1

➤ ***A model, not an implementation !***

Pin / Cycle Accurate Model

Transaction Level Model


Architecture Model



Source: G. Schirner

- **Synchronization**

- Synthesize control flow







Parallel processes plus synchronization events

- Implement sequential transitions across parallel components

- **Storage**


- Shared variable mapping to memories



- Map global storage to local component memories

- **Channels**


- Complex channel synthesis



- Implement channel as separate process + Remote procedure call (RPC) channels


- **Virtual system architecture**

- Computation
 - PEs (functionality)
 - Memories (storage)
- Abstract end-to-end communication
 - Sync./async. message-passing
 - Memory interfaces
 - Events





- **Data formatting**

- Translate abstract data types into canonical network byte layout. Two variants:
 1. Global network data layout
 2. Shared, optimized layout for each pair of communicating PEs
- Convert typed messages into untyped, ordered byte streams
- Convert variables into memory byte layout




byte



- **Channel merging**

- Merge application channels into a set of untyped end-to-end message streams
 1. Unconditionally merge sequential channels
 2. Merge (concurrent) channels with additional session ID (message header)

- Channel selection over end-to-end transports




- **Packeting and routing**

- Packetization to reduce buffer sizes
 1. Fixed packet sizes (plus padding)
 2. Variable packet size (plus length header)
- Protocol exchanges (ack) to restore synchronicity
 - Iff synchronous message passing and **transducer** (which buffers) in the path
- Packet switching and identification (logical routing)
 1. Dedicated logical links (defer identification to lower layers)
 2. Network endpoint addressing (plus packet address headers)
- Physical routing in case of multiple paths between PEs
 1. Static (predetermined) routing based on connectivity or packet ID headers
 2. Dynamic (runtime) routing


- **Split network into subnets**

- Routing of end-to-end paths over point-to-point links
- Insert communication elements (CE) to connect busses




1. Bridges (CE)

- Transparently connect slave & master sides at protocol level
- Bridges maintain synchronicity, no buffering




2. Transducers (CE)

- Store-and-forwarding of data packets between incompatible busses
- Intermediate buffering, results in asynchronous communication



- **Topology of communication architecture**
 - PEs + Memories + CEs
 - Upper protocol layers inserted into PEs/CEs
 - Communication via point-to-point links
 - Synchronous packet transfers (data transfers)
 - Memory accesses (shared memory, memory-mapped I/O)
 - Events (control flow)




- ISO/OSI 7-layer network model

Layer	Semantics	Functionality	Implementation	OSI
Application	Channels, variables	Computation	Application	7
Presentation	End-to-end typed messages	Data formatting	Application	6
Session	End-to-end untyped messages	Synchronization, Multiplexing	OS kernel	5
Transport	End-to-end data streams	Packeting, Flow control, Error correction	OS kernel	4
Network	End-to-end packets	Routing	OS kernel	3
Link	Point-to-point logical links	Station typing, Synchronization	Driver	2b
Stream	Point-to-point control/data streams	Multiplexing, Addressing	Driver	2b
Media Access	Shared medium byte streams	Data slicing, Arbitration	HAL	2a
Protocol	Media (word/frame) transactions	Protocol timing	Hardware	2a
Physical	Pins, wires	Driving, sampling	Interconnect	1

- **Synchronization (1)**

- Ensure slave is ready before master initiates transaction → 3 options:
 1. Always ready slaves (memories and memory-mapped I/O)
 2. Defer to fully synchronized bus protocol (e.g. RS232)
 3. **Separate synchronization mechanism** (common case)




Separate synchronization mechanism

- Sending synchronization events from slave to master (for master/slave busses)
- Sending additional synchronization packets for node-based busses


- **Synchronization for master/slave busses (2)**

- **Dedicated interrupts**

- One slave: one interrupt line




- **Shared interrupts:**
 - Multiple slaves share one interrupt line




- Synchronization for master/slave busses (3)**

- Slave polling



- Flag in master




- **Addressing**

- Multiplexing of links over shared medium
- Separation in space through addressing
- Assign physical bus addresses to links
 1. Dedicated physical addresses per link
 2. Shared physical addresses plus packet ID/address in packet header
 - » E.g. in case there are not enough physical addresses available


- **Data slicing and arbitration**

- Split data packets into multiple bus word/frame transactions
- Separate individual bus transactions in time through arbitration




- Optimized data slicing utilizing supported bus modes (e.g. burst)
- Insertion of arbiters in case of centralized arbitration schemes

- **Abstract component & bus structure/architecture**
 - PEs + Memories + CEs + Busses
 - Communication layers down to protocol transactions
 - Communication via transaction-level channels
 - Bus protocol transactions (data transfers)
 - Synchronization events (interrupts)




- **Bus interface**

- Generate state machines implementing bus protocols
- Timing-accurate based on timing diagrams and timing constraints




- Bus protocol database





- **Port mapping and bus wiring**

- Connectivity of component ports to bus, interrupt wires/lines
- Generate top-level system netlist

- **Component & bus structure/architecture**
 - PEs + Memories + CEs + Busses
 - Pin-, timing- and bit-accurate bus-functional components
 - Communication via ports and wires
 - Bus protocols
 - Interrupts



- **Standalone, single-processor systems**
 - ARM platform
 - MP3 player with HW accelerators
 - JPEG encoder
 - DSP platform
 - GSM voice coder/decoder with HW co-processor
 - Simulated on Sun Fire V240 (1.5 GHz)
 - 1.5 second MP3
 - 640x480 picture
 - 1.5 speech GSM



Source: G. Schirner, A. Gerstlauer, R. Doemer


- ✓ **Communication layers**

- ✓ Application
- ✓ Network: presentation, session, transport
- ✓ Communication: link, stream, media access
- ✓ Protocol, physical

- **Communication synthesis**


- Automatic layer-based generation

Source: A. Gerstlauer, D. Shin, J. Peng, R. Dömer, D. Gajski, "Automatic, Layer-based Generation of System-On-Chip Bus Communication Models," TCAD07



- **Application layer (virtual system architecture)**
 - Computation
 - PEs (functionality)
 - Memories (storage)
 - Abstract end-to-end communication
 - Queues, semaphores
 - Sync./async. message-passing
 - Shared variables/memories
 - Events, transitions

➤ **Reliable, loss-less application communication**



Presentation, session:

```
send(type msg) {
    char buf[M];
    1: msg->buf;
    2: net.send(buf,
    len);
}
```

Network, transport:


```
send(void* msg, len) {
    for (packet in msg):
        link.send(packet);
    s1
    Data conversion
    s2 link.recv(ack);
}
```

Packeting, acknowledgement

• Network layers


- PEs + Memories + CEs
 - Transducers (store-and-forward)
- Point-to-point link communication
 - Synchronous packet transfers (data link channels)
 - Memory accesses (shared memory, memory-mapped I/O)
 - Events (control flow)

➤ Communication topology




• Link layers

- PEs + Memories + CEs + Busses
 - Bus bridges
- Communication via bus transactions (bus TLM)
 - Address, data, arbitration
 - Synchronization (interrupts, polling)




➤ System communication architecture

Pin-Accurate Model (PAM)



Protocol, physical:




Protocol timing, wire driving & sampling


• Bus-functional layers

- PEs + Memories + CEs + Busses
 - Pin-, cycle- and bit-accurate bus-functional components
- Communication via ports and wires
 - Address, data, control busses
 - Interrupts

- **Automatically generated code during refinement**
 - Layer-based code organization and separation



- **Apply automatic code optimizations during refinement**
 - Code optimized for HW/SW synthesis
 - Layer merging and cross-optimizations (inline/interleave)



- **Communication modeling & refinement**

- Systematic, structured communication design flow
 - Layer-based modeling and refinement
 - Well-defined levels, models and design steps
 - Support for rich applications and wide variety of target architectures
- Intermediate abstractions & models
 - Rapid, early feedback, validation and exploration
 - Accuracy vs. speed tradeoffs

- **Communication synthesis**

- Generation of communication layer implementations
 - Application and target-architecture specific, customized and optimized
- Protocol stack optimizations
 - Merging and cross-optimizations of layers