

System-Level Design (and Modeling for Embedded Systems)

Lecture 5 – Specification and Refinement (Extended Version)



Kim Grüttner `kim.gruettner@dlr.de`
Henning Schlender `henning.schlender@dlr.de`
Jörg Walter `joerg.walter@offis.de`

System Evolution and Operation
German Aerospace Center (DLR)
&
Distributed Computation and Communication
OFFIS





© 2009 Andreas Gerstlauer
Electrical and Computer Engineering
University of Texas at Austin
`gerstl@ece.utexas.edu`


System-On-Chip Design Flow




System-On-Chip Design Flow



- **System specification**
 - Specification modeling
 - System validation
- **System refinement**
 - Computation
 - Communication
 - Implementation
- **SCE design environment**
 - Modeling
 - Refinement
 - Synthesis





- An Example ...



Proposed by the project team



Product specification




Product design by senior analyst



Product after implementation



Product after acceptance by user




What the user wanted

Source: unknown author, Courtesy of: R. Doemer

- **Functional and executable**
 - “golden model” (first functional model in the design flow)
 - all other models will be derived from and compared to this one
- **High abstraction level**
 - no implementation details
 - unrestricted exploration of design space
- **Separation of communication and computation**
 - channels and behaviors
- **Pure functional**
 - no structural information
- **No timing**
 - exception: timing constraints

- **Test bench**
 - Main, Stimulator, Monitor
 - no restrictions in syntax and semantics (no synthesis)
- **Design under test**
 - DUT
 - restricted by syntax and semantic rules (synthesis!)



Source: R. Doemer, UC Irvine

- **Computation: Behaviors**

- Hierarchy: explicit concurrency, state transitions, ...
- Granularity: leaf behaviors = smallest indivisible units
- Encapsulation: localization, explicit dependencies
- Concurrency: explicitly specified (par, pipe, fsm, seq)
- Time: un-timed, partial ordering

- **Communication: Channels**

- Semantics: abstract communication, synchronization (standard channel library)
- Dependencies: explicit data dependency, partial ordering, port connectivity

- **Example rules for SoC Environment (SCE)**

- Clean behavioral hierarchy
 - hierarchical behaviors:
no code other than **seq**, **par**, **pipe**, **fsm** statements
 - leaf behaviors:
no SpecC code (pure ANSI-C code only)
- Clean communication
 - point-to-point communication via standard channels:
c_handshake, **c_semaphore**,
c_double_handshake, **c_queue** (typed or untyped)
 - ports of plain ANSI C type or interface type, no pointers!
 - port maps to local variables or ports only


- **Detailed rules for SoC Environment**


- “*SCE Specification Model Reference Manual*,”
by A. Gerstlauer, R. Doemer, CECS, UC Irvine, April 2005

- **C code conversion to SpecC**
 - Functions become behaviors or channels
 - Functional hierarchy becomes behavioral hierarchy
 - Clean behavioral hierarchy required
 - if-then-else structure becomes FSM
 - while/for/do loops become FSM
 - Explicitly specify potential parallelism
 - Data (array) partitioning
 - Explicitly specify communication
 - Avoid global variables
 - Use local variables and ports (signals, wires)
 - Use standard channels
 - Data types
 - Avoid pointers, use arrays instead
 - Use explicit SpecC data types if suitable
 - Floating-point to fixed-point conversion


- ✓ **System specification**
 - ✓ Specification modeling
 - ✓ System validation
- **System refinement**
 - Computation
 - Communication
 - Implementation
- **SCE design environment**
 - Modeling
 - Refinement
 - Synthesis

- **High-level, abstract model**
 - Pure system functionality
 - Algorithmic behavior
 - No implementation details
- **No implicit structure / architecture**
 - Behavioral hierarchy
- **Untimed**
 - Executes in zero (logical) time
 - Causal ordering
 - Events only for synchronization





- **Simple, typical specification model**
 - Hierarchical parallel-serial composition
 - Communication through ports and variables, events



SpecC design hierarchy:

```
1  behavior B2B3( in int v1 )
   {
       int v2;           // variables
       event e2;

5      B2 b2( v1, v2, e2 ); // children
       B3 b3( v1, v2, e2 );


       void main(void) {
10         par {
            b2.main();
            b3.main();
        }
15    };

   behavior Design()
   {
       int v1;           // variables

20      B1 b1 ( v1 );      // children
       B2B3 b2b3( v1 );

       void main(void) {
25         b1.main();
            b2b3.main();
        }
   };
```


- **Leaf behaviors**
 - C algorithms
 - Port accesses




```
1 behavior B1( out int v1 )
{
    void main(void) {
        ...
5       v1 = ...    // write v1
        ...
    };
```

```
1 behavior B2( in int v1,
               out int v2,
               out event e2 )
{
5   void main(void) {    // read v1
        ...
        v2 = f2( v1, ... ); // produce v2
        notify( e2 );      // synchronize
        ...
10  }
};
```


```
1 behavior B3( in int v1,
               in int v2,
               in event e2 )
{
5   void main(void) {    // read v1
        ...
        wait( e2 );      // wait for sync
        f3( v1, v2, ... ); // consume v2
        ...
10  }
};
```

- **Message-passing**

- Abstract communication and synchronization
- Encapsulate in channel



- Blocking, unbuffered message-passing




SpecC Channel interfaces:

```
1 interface ISend {  
    void send( void *d, int size );  
};  
  
5 interface IRecv {  
    void recv( void *d, int size );  
};
```

SpecC Simulation model:

```
1 channel ChMP() implements ISend, IRecv  
{  
    void *buf = 0;  
    event eReady, eAck;  
  
5    void send( void *d, int size ) {  
        buf = malloc( size );  
        memcpy( buf, d, size );  
        notify( eReady );  
10        wait( eAck );  
        free( buf );  
        buf = 0;  
    }  
  
15    void recv( void *d, int size ) {  
        if( !buf ) wait( eReady );  
        memcpy( d, buf, size );  
        notify( eAck );  
    }  
20 };
```



```

1  behavior B2B3( in int v1 )
   {
       ChMP c2;

5   B2  b2( v1, c2 );

       B3  b3( v1, c2 );

       void main(void) {
10      par {
           b2.main();
           b3.main();
       }
15  };
    
```


```

1  behavior B2( in int v1, ISend c2 )
   {
       void main(void) {
           ...
5      v2 = f2( v1, ... );
           c2.send( &v2, sizeof(v2) );
           ...
10  };
    
```


```

1  behavior B3( in int v1, IRecv c2 )
   {
       void main(void) {
           ...
5      c2.recv( &v2, sizeof(v2) );
           f3( v1, v2, ... );
           ...
10  };
    
```


- **Component allocation / selection**
- **Behavior partitioning**
- **Variable partitioning**
- **Scheduling**




- Allocate PEs
- Partition behaviors
- Globalize communication



➤ **Additional level of hierarchy to model PE structure**






- **For each component-crossing transition**
 - Synchronization behavior pair
 - Synchronize over blocking message-passing channel

```
1 behavior BSnd( ISend ch )  
  {  
    void main(void) {  
      ch.send( 0, 0 );  
5    }  
  };
```

```
1 behavior BRcv( IRecv ch )  
  {  
    void main(void) {  
      ch.recv( 0, 0 );  
5    }  
  };
```

➤ **Preserve execution semantics**



```

1  behavior B3Stub( ISend cb13, IRecv cb34 )
  {
    BSnd b13snd( cb13 );
    BRcv b34rcv( cb34 );

5     void main(void) {
        b13snd.main();
        b34rcv.main();
    }

10 };
```

```

1  behavior PE1( int v1,
                ISend cb13,
                ISend c2,
                IRecv cb34 )

5  {
    B1    b1    ( v1 );
    B2B3 b2b3( v1, cb13, c2, cb34 );

10     void main(void) {
        b1.main();
        b2b3.main();
    }

};
```

```


1  behavior B2B3( in int v1,
                ISend cb13,
                ISend c2,
                IRecv cb34 )


5  {
    B2      b2      ( v1, c2 );
    B3Stub b3stub( cb13, cb34 );

10     void main(void) {
        par {
            b2.main();
            b3stub.main();
        }
    }

15 };
```


```
1 behavior PE2( in int v1,  
                IRecv cb13,  
                IRecv c2,  
                ISend cb34)  
5 {  
    BRcv b13rcv( cb13 );  
    B3    b3    ( v1, c2 );  
    BSnd b34snd( cb34 );  
10 void main(void)  
    {  
        b13rcv.main();  
        b3.main();  
        b34snd.main();  
15    }  
};
```







```
1 behavior Design() {  
    int v1;  
    ChMP cb13, c2, cb34;  
  
5    PE1 pe1( v1, cb13, c2, cb34 );  
    PE2 pe2( v1, cb13, c2, cb34 );  
  
    void main(void) {  
        par { pe1.main(); pe2.main(); }  
10    }  
};
```

- **Shared memory vs. message passing implementation**
 - Map global variables to local memories
 - Communicate data over message-passing channels








- **Keep local variable copies in sync**
 - Communicate updated values at synchronization points
 - Transfer control & data over message-passing channel

```
1 behavior B13Snd( in int v1, ISend ch )  
  {  
    void main(void) {  
      ch.send( &v1, sizeof(v1) );  
5    }  
  };
```

```
1 behavior B13Rcv( IRecv ch, out int v1 )  
  {  
    void main(void) {  
      ch.recv( &v1, sizeof(v1) );  
5    }  
  };
```

➤ **Preserve shared semantics of variables**



```

1  behavior B3stub( in int v1, ISend cb13,
   ISend cb13, IRecv cb34 ) {
   B13Snd b13snd( v1, cb13 );
5  BRcv b34rcv( cb34 );

   void main(void) {
       b13snd.main();
       b34rcv.main();
10 }
};

```

```

1  behavior PE1( ISend cb13,
   ISend c2,
   IRecv cb34)
5  {
   int v1;
   B1 b1 ( v1 );
   B2B3 b2b3( v1, cb13, c2, cb34 );
10  void main(void) {
       b1.main();
       b2b3.main();
   }
};


```


```

1  behavior B2B3( in int v1,
   ISend cb13,
   ISend c2,
   IRecv cb34)
5  {
   B2 b2 ( v1, c2 );
   B3stub b3stub( v1, cb13, cb34 );
10  void main(void) {
       par {
           b2.main();
           b3stub.main();
       }
   }
15 };

```

```
1 behavior PE2( IRecv cb13,  
                IRecv c2,  
                ISend cb34 )  
  {  
5    int v1;  
    B13Rcv b13rcv( cb13 ,v1 );  
    B3      b3      ( v1, c2 );  
10   BSnd    b34snd( cb34 );  
  
    void main(void) {  
      b13rcv.main();  
      b3.main();  
15     b34snd.main();  
    }  
  };
```





```
1 behavior Design() {  
    ChMP cb13, c2, cb34;  
  
    PE1 pe1( cb13, c2, cb34 );  
5    PE2 pe2( cb13, c2, cb34 );  
  
    void main(void) {  
        par { pe1.main(); pe2.main(); }  
    }  
10 };
```


- **Execution time of behaviors**
 - Estimated target delay / timing budget
- **Granularity**
 - Behavior level / basic block level

➤ Annotate behaviors


- Simulation feedback
- Synthesis constraints

```
1  behavior B2( in int v1, ISend c2 )  
  {  
    void main(void) {  
      ...  
5   waitfor( B2_DELAY1 );  
      c2.send( ... );  
      ...  
10  waitfor( B2_DELAY2 );  
    }  
  };
```

➤ Serialize behavior execution on components



- Static scheduling
 - Fixed behavior execution order
 - Flattened behavior hierarchy
- Dynamic scheduling
 - Pool of tasks
 - Scheduler, abstracted OS





- Statically scheduled PE1

```
1 behavior PE1( ISend cb13,  
               ISend c2,  
               IRecv cb34 )  
  {  
5    int v1;  
  
    B1      b1      ( v1 );  
    B13Snd b13snd( v1, cb13 );  
    B2      b2      ( v1, c2 );  
10   BRcv   b34rcv( cb34 );  
  
    void main(void)  
    {  
15       b1.main();  
        b13snd.main();  
        b2.main();  
        b34rcv.main();  
20    }  
  };
```

- No scheduling necessary for PE2


```
1 behavior PE2( IRecv cb13,  
                IRecv c2,  
                ISend cb34 )  
  {  
5    int v1;  
  
    B13Rcv b13rcv( cb13, v1 );  
    B3      b3      ( v1, c2 );  
    BSnd    b34snd( cb34 );  
10  
    void main(void) {  
      b13rcv.main();  
      b3.main();  
      b34snd.main();  
15  }  
  };
```







```
1 behavior Design()  
  {  
    ChMP cb13, c2, cb34;  
  
5    PE1 pe1( cb13, c2, cb34 );  
    PE2 pe2( cb13, c2, cb34 );  
  
    void main(void) {  
      par {  
10        pe1.main();  
        pe2.main();  
      }  
    }  
  };
```

- **Component structure/architecture**
 - Top level of behavior hierarchy
- **Behavioral/functional component view**
 - Behaviors grouped under top-level component behaviors
 - Sequential behavior execution
- **Timed**
 - Estimated execution delays




- **Bus allocation / protocol selection**
- **Channel partitioning**
- **Protocol, transducer insertion**
- **Inlining**






- Allocate busses
- Partition channels
- Update communication

➤ **Additional level of hierarchy to model bus structure**





Hierarchical channel:

```
1 channel Bus1() implements IBus
{
    ChMP cb13, c2, cb34;

5 void send( BusAddr a, void* d, int size )
{
    switch( a )
    {
        case CB13: return cb13.send( d, size );
        case C2:   return c2.send( d, size );
        case CB34: return cb34.send( d, size );
    }
}

15 void recv( BusAddr a, void* d, int size )
{
    switch( a )
    {
        case CB13: return cb13.recv( d, size );
        case C2:   return c2.recv( d, size );
        case CB34: return cb34.recv( d, size );
    }
}

20 };
```


Virtual addressing:

```
1 typedef enum {
    CB13, C2, CB34
} BusAddr;
```

Bus interface:

```
1 interface IBus
{
    void send( BusAddr a,
               void* d, int size );
5 void recv( BusAddr a,
            void* d, int size );
};
```


- Leaf behaviors



```
1 behavior B13Snd( in int v1, IBus bus1 )
{
    void main(void) {
        bus1.send( CB13, &v1, sizeof(v1) );
    }
};
```

```
1 behavior B2( in int v1, IBus bus1 )
{
    void main(void) {
        ...
        bus1.send( C2, ... );
        ...
    }
};
```

```
1 behavior B34Rcv( IBus bus1 )
{
    void main(void) {
        bus1.recv( CB34, 0, 0 );
    }
};
```



```
1  behavior PE1 ( IBus bus1 )
   {
       int v1;

5   B1      b1      ( v1 );
       B13Snd b13snd( v1, bus1 );
       B2      b2      ( v1, bus1 );
10  B34Rcv b34rcv( bus1 );


       void main(void)
15  {
           b1.main();
           b13snd.main();
           b2.main();
           b34rcv.main();
20  }
   };
```

- Leaf behaviors


```
1 behavior B13Rcv( IBus bus1 , out int v1 )  
{  
    void main(void) {  
        bus1.recv( CB13, &v1, sizeof(v1) );  
5    }  
};
```


```
1 behavior B3( in int v1, IBus bus1 )  
{  
    void main(void) {  
        ...  
5        bus1.recv( C2, ... );  
        ...  
    }  
};
```

```
1 behavior B34Snd( IBus bus1 )  
{  
    void main(void) {  
5        bus1.send( CB34, 0, 0 );  
    }  
};
```




```
1 behavior PE2 ( IBus bus1 )  
  {  
    int v1;  
  
    5 B13Rcv b13rcv( bus1 , v1 );  
      B3      b3      ( v1, bus1 );  
      B34Snd b34snd( bus1 );  
    10  
  
    void main(void)  
    {  
      15 b13rcv.main();  
        b3.main();  
        b34snd.main();  
    }  
  };
```






```
1 behavior Design()  
  {  
    Bus1 bus1;  
5    PE1 pe1( bus1 );  
    PE2 pe2( bus1 );  
10   void main(void) {  
      par { pe1.main(); pe2.main(); }  
    }  
  };
```






- **Insert protocol layer**
 - Protocol channel
- **Create application layer**
 - Implement message-passing over bus protocol
- **Replace bus channel**
 - Hierarchical combination of application, protocol layers

➤ Double handshake protocol




- Timing diagram





- **Protocol channel**
 - Encapsulate wires
 - Abstract bus transfers
 - Implement protocol
 - Bus timing




```
1 channel DbIHSProtocol()
   implements IProtocolMaster,
              IProtocolSlave
   {
5    bit[15:0] address;
    bit[31:0] data;
    Signal    ready();
    Signal    ack();
10   ...
   };
```

Master interface:

```
1 interface IProtocolMaster
   {
    void masterWrite( bit[15:0] a,
                     bit[31:0] d );
5   void masterRead( bit[15:0] a,
                    bit[31:0] *d );
   };
```

Slave interface:

```
1 interface IProtocolSlave
   {
    void slaveWrite( bit[15:0] a,
                    bit[31:0] d );
5   void slaveRead( bit[15:0] a,
                   bit[31:0] *d );
   };
```



```


1 void masterRead( bit[15:0] a, bit[31:0] *d )
  {
    do {
      t1: address = a;
      5   waitfor( 5 );    // estimated delay
      t2: ready.set( 1 );
          ack.waituntil( 1 );
      t3: *d = data;
          waitfor( 15 );  // estimated delay
      10  t4: ready.set( 0 );
          ack.waituntil( 0 );
    } timing { // constraints
      range( t1; t2; 5; 15 );
      range( t3; t4; 10; 25 );
    }
  }
15

```

```

1 void masterWrite( bit[15:0] a, bit[31:0] d )
  {
    do {
      t1: address = a;
      5   data = d;
          waitfor( 5 );    // estimated delay
      t2: ready.set( 1 );
          ack.waituntil( 1 );
      t3: waitfor( 10 );  // estimated delay
      10  t4: ready.set( 0 );
          ack.waituntil( 0 );
    } timing { // constraints
      range( t1; t2; 5; 15 );
      range( t3; t4; 10; 25 );
    }
  }
15

```



```


1 void slaveRead( bit[15:0] a, bit[31:0] *d )
  {
    do {
      t1: ready.waituntil( 1 );
      5 t2: if( a != address ) goto t1;
          *d = data;
          waitfor( 12 ); // estimated delay
      t3: ack.set( 1 );
          ready.waituntil( 0 );
      10 t4: waitfor( 7 ); // estimated delay
          t5: ack.set( 0 );
          } timing { // constraints
            range( t2; t3; 10; 20 );
            range( t4; t5; 5; 15 );
          }
    }
  }

```


```


1 void slaveWrite( bit[15:0] a, bit[31:0] d )
  {
    do {
      t1: ready.waituntil( 1 );
      5 t2: if( a != address ) goto t1;
          data = d;
          waitfor( 12 ); // estimated delay
      t3: ack.set( 1 );
          ready.waituntil( 0 );
      10 t4: waitfor( 7 ); // estimated delay
          t5: ack.set( 0 );
          } timing { // constraints
            range( t2; t3; 10; 20 );
            range( t4; t5; 5; 15 );
          }
    }
  }

```



- **Implement abstract message-passing over protocol**
 - Synchronization
 - Arbitration
 - Addressing
 - Data slicing





```
1 channel DblHSBus()  
   implements IBusMaster,  
               IBusSlave  
   {  
5     DblHSProtocol protocol;  
  
     ...  
   };
```

Master interface:

```
1 interface IBusMaster  
   {  
     void masterSend( BusAddr a,  
                     void* d, int size );  
5     void masterRecv( BusAddr a,  
                      void *d, int size );  
   };
```

Slave interface:

```
1 interface IBusSlave  
   {  
     void slaveSend( BusAddr a,  
                    void* d, int size );  
5     void slaveRecv( BusAddr a,  
                     void* d, int size );  
   };
```

Master interface:

```
1 void masterSend( int a, void* d, int size )
  {
    long *p = d;

5   for( ; size > 0; size -= 4, p++ ) {
      protocol.masterWrite( a, *p );
    }
  }

10 void masterRecv( int a, void* d, int size )
  {
    long *p = d;

    for( ; size > 0; size -= 4, p++ ) {
15     protocol.masterRead( a, p );
    }
  }
```

Slave interface:

```
1 void slaveSend( int a, void* d, int size )
  {
    long *p = d;


5   for( ; size > 0; size -= 4, p++ ) {
      protocol.slaveWrite( a, *p );
    }
  }

10 void slaveRecv( int a, void* d, int size )
  {
    long *p = d;


    for( ; size > 0; size -= 4, p++ ) {
15     protocol.slaveRead( a, p );
    }
  }
```

Master

Slave




- Leaf behaviors



```
1 behavior B13Snd( in int v1, IBusMaster bus1 )  
{  
    void main(void) {  
        bus1.masterSend( CB13, &v1, sizeof(v1) );  
    }  
};
```

```
1 behavior B2( in int v1, IBusMaster bus1 )  
{  
    void main(void) {  
        ...  
        bus1.masterSend( C2, ... );  
        ...  
    }  
};
```

```
1 behavior B34Rcv( IBusMaster bus1 )  
{  
    void main(void) {  
        bus1.masterRecv( CB34, 0, 0 );  
    }  
};
```




```
1 behavior PE1 ( IBusMaster bus1 )  
  {  
    int v1;  
  
5    B1      b1      ( v1 );  
    B13Snd b13snd( v1, bus1 );  
    B2      b2      ( v1, bus1 );  
10   B34Rcv b34rcv( bus1 );  
  
    void main(void)  
15   {  
      b1.main();  
      b13snd.main();  
      b2.main();  
      b34rcv.main();  
20   }  
  };
```

- Leaf behaviors


```
1 behavior B13Rcv( IBusSlave bus1 , out int v1 )  
{  
    void main(void) {  
        bus1.slaveRcv( CB13, &v1, sizeof(v1) );  
    }  
};
```


```
1 behavior B3( in int v1, IBusSlave bus1 )  
{  
    void main(void) {  
        ...  
        bus1.slaveRcv( C2, ... );  
        ...  
    }  
};
```

```
1 behavior B34Snd( IBusSlave bus1 )  
{  
    void main(void) {  
        bus1.slaveSend( CB34, 0, 0 );  
    }  
};
```



```
1 behavior PE2 ( IBusSlave bus1 )  
  {  
    int v1;  
  
    5 B13Rcv b13rcv( bus1 , v1 );  
      B3      b3      ( v1, bus1 );  
    10 B34Snd b34snd( bus1 );  
  
    void main(void)  
    {  
      15 b13rcv.main();  
        b3.main();  
        b34snd.main();  
    }  
  };
```






```

1  behavior Design()
  {
    DbIHSBus bus1;


5   PE1 pe1( bus1 );
   PE2 pe2( bus1 );

   void main(void) {
10    par { pe1.main(); pe2.main(); }
   }
};
    
```




- **IP component library**


- Pre-designed components
 - Fixed functionality
 - Fixed interface / protocols
- Allocate IP components
 - Implement functionality through IP reuse



- **Component behavior**
 - Simulation, synthesis
- **Wrapper**
 - Encapsulate fixed IP protocol
 - Provide canonical interface


```
1 interface IIPBus
  {
    void start( int v1, ... );
    void done( void );
5  };
```






```
1 behavior T1( IBusSlave bus,  
               IIPbus ip )  
  {  
    int v1, ... ;  
5  
    void main(void)  
    {  
      bus.slaveReceive( CB13, &v1, sizeof(v1) );  
      bus.slaveReceive( C2, ... );  
10     ip.start( v1, ... );  
      ip.done();  
      bus.slaveSend( CB34, 0, 0 );  
    }  
  };
```


- **Translate between protocols**
 - Send / receive messages
 - Buffer in local memory



Model after Inlining



- PE1 bus driver




Application layer:

```
1 channel PE1Bus( out    bit[15:0] addr.  
                  inout bit[31:0] data,  
                  OSignal      ready,  
                  ISignal      ack )  
5   implements IBusMaster  
   {  
     PE1Protocol protocol( addr, data, ready, ack );  
  
     void masterSend( int a, void* d, int size ) { ... }  
10    void masterRecv( int a, void* d, int size ) { ... }  
   };
```

Protocol layer:

```
1 channel PE1Protocol( out    bit[15:0] addr.  
                      inout bit[31:0] data,  
                      OSignal      ready,  
                      ISignal      ack )  
5   implements IProtocolMaster  
   {  
     void masterWrite( bit[15:0] a, bit[31:0] d ) { ... }  
     void masterRead( bit[15:0] a, bit[31:0] *d ) { ... }  
   };
```

```
1  behavior PE1 ( out  bit[15:0] addr,  
                  inout bit[31:0] data,  
                  OSignal      ready,  
                  ISignal      ack  
5  {  
    PE1Bus bus1( addr, data, ready, ack );  
  
    int v1;  
  
10   B1      b1      ( v1 );  
    B13Snd b13snd( v1, bus1 );  
    B2      b2      ( v1, bus1 );  
    B34Rcv b34rcv( bus1 );  
  
15   void main(void) {  
        b1.main();  
        b13snd.main();  
        b2.main();  
        b34rcv.main();  
20   }  
};
```


- PE2 bus interface

Application layer:


```
1 channel PE2Bus( in    bit[15:0] addr.  
                  inout bit[31:0] data,  
                  ISignal      ready,  
                  OSignal      ack )  
5   implements IBusSlave  
   {  
       PE2BusInterface protocol( addr, data, ready, ack );  
  
       void slaveSend( int a, void* d, int size ) { ... }  
10      void slaveRecv( int a, void* d, int size ) { ... }  
   };
```

Protocol layer:


```
1 channel PE2Protocol( in    bit[15:0] addr.  
                      inout bit[31:0] data,  
                      ISignal      ready,  
                      OSignal      ack )  
5   implements IProtocolSlave  
   {  
       void slaveWrite( bit[15:0] a, bit[31:0] d ) { ... }  
       void slaveRead( bit[15:0] a, bit[31:0] *d ) { ... }  
   };
```




```
1 behavior PE2 ( in    bit[15:0] addr,  
                inout bit[31:0] data,  
                ISignal      ready,  
                OSignal      ack )  
5 {  
    PE2Bus bus1( addr, data, ready, ack );  
  
    int v1;  
  
10    B13Rcv b13rcv( bus1, v1 );  
    B3      b3      ( v1, bus1 );  
    B34Snd b34snd( bus1 );  
  
    void main(void) {  
15        b13rcv.main();  
        b3.main();  
        b34snd.main();  
    }  
};
```




SpecC Model after Inlining (Top)




- **Component & bus structure/architecture**
 - Top level of hierarchy
- **Bus-functional component models**
 - Timing-accurate bus protocols
 - Behavioral component description
- **Timed**
 - Estimated component delays




- **Clock-accurate implementation of PEs**
 - Hardware synthesis
 - Software development
 - Interface synthesis






- **Schedule operations into clock cycles**
 - Define clock boundaries in leaf behavior C code
 - Create FSMD model from scheduled C code


Hierarchical FSMD:



```
1 behavior B3( in int v1, IBusSlave bus )
  {
    void main(void) {
      enum { S0, S1, S2, ..., S_n } state = S0;
5
      while( state != S_n )
      {
        waitfor( PE2_CLK ); // wait for clock period
10
        switch( state ) {
          ...
          case S_i:
            v1 += v2; // data-path operations
            if( v1 )
              state = S_{i+1};
            else
              state = S_{i+2};
            break;
          case S_{i+1}: // receive message
            bus.slaveReceive( C2, ... );
            state = S_{i+2};
            break;
          case S_{i+2}:
            f3( v1, v2, ... );
            state = S_{i+3};
            break;
          ...
        }
      }
30 };
```

- **Implement behavior on processor instruction-set**
 - Code generation
 - Compilation





Code

Generator

```
1 void B1( int *v1 ) {  
  ...  
}  
  
5 void B13Snd( int v1 ) {  
  masterSend( CB13, &v1, sizeof(v1) );  
}  
  
void B2( int v1 ) {  
10  ...  
  masterSend( C2, );  
  ...  
}  
  
15 void B34Rcv( void ) {  
  masterReceive( CB34, 0, 0 );  
}  
  
void main(void)  
20 {  
  int v1;  
  
  B1( &v1 );  
  B13Snd( v1 );  
25  B2( v1 );  
  B34Rcv();  
}
```


```
1 void b1( int *v1 ) {  
    ...  
}  
void b13snd( int v1 ) {  
5   masterSend( CB13, &v1,  
               sizeof(v1) );  
}  
void b2( int v1 ) {  
    ...  
10  masterSend( C2, );  
    ...  
}  
void b34rcv() {  
    masterReceive( CB34, 0, 0 );  
15 }  
  
void main(void) {  
    int v1;  
    b1( &v1 );  
20  b13send( v1 );  
    b2( v1 );  
    b34rcv();  
}
```








- **Implement communication on components**
 - Hardware bus interface logic
 - Software bus drivers

- Specification: timing diagram / constraints**




- FSMD implementation: clock cycles**






Hardware Interface FSMD (2)

```
1  channel PE2Bus( in bit[15:0] addr, inout bit[31:0] data,
    ISignal ready, OSignal ack )
    implements IBusSlave
{
5  void slaveSend( int a, void* d, int size ) {
    enum { S0, S1, S2, S3, S4, S5 } state = S0;
    while( state != S5 ) {
        waitfor( PE2_CLK );          // wait for clock period
        switch( state ) {
10         case S0: // sample ready, address
            if( (ready.val() == 1) && (addr == a) ) state = S1;
            break;
        case S1: // read memory, drive data bus
            data = *( ((long*)d)++ );
            state = S2;
            break;
15         case S2: // raise ack, advance counter
            ack.set( 1 );
            size--;
            state = S3;
            break;
        case S3: // sample ready
            if( ready.val() == 0 ) state = S4;
            break;
20         case S4: // reset ack, loop condition
            ack.set( 0 );
            if( size != 0 ) state = S0 else state = S5;
25         }
    }
30 void slaveReceive( int a, void* d, int size ) { ... }
};
```



- **Implement communication over processor bus**
 - Map bus wires to processor ports
 - Match with processor ports
 - Map to general I/O ports
 - Generate assembly code
 - Protocol layer: bus protocol timing via processor's I/O instructions
 - Application layer: synchronization, arbitration, data slicing
 - Interrupt handlers for synchronization



Bus driver:


```
1 FmasterWrite ; protocol layer
   OUTA    r0          ; write addr
   OUTB    r1          ; write data
   OUTC    #0001       ; raise ready
5   MOVE    ack_event,r2
   CALL    Fevent_wait ; wait for ack ev.
   OUTC    #0000       ; lower ready
   RET

10 FmasterSend ; application layer
   LOOP    L1END,r2    ; loop over data
   MOVE    (r6)+,r1
   CALL    FmasterWrite ; call protocol
   L1END
15 RET
```


Interrupt handler:


```
1 FintaHandler
   PUSH    r2
   MOVE    ack_event,r2
   CALL    Fevent_notify ; notify ack ev.
5   POP     r2
   RTI
```

Software processor



Custom hardware





```
1  #include <iss.h>      // ISS API


   behavior PE1( out   bit[15:0] addr,
                 inout bit[31:0] data,
3         OSignal   ready,
                 ISignal  ack )
   {
       void main(void)
       {
10          // initialize ISS, load program
            iss.startup();
            iss.load("a.out");

            // run simulation
15          for( ; ; ) {
                // drive inputs
                iss.porta = addr;
                iss.portb = data;
                iss.inta  = ack.val();


20          // run processor cycle
                iss.exec();
                waitfor( PE1_CLK );

25          // update outputs
                data = iss.portb;
                ready.set( iss.portc & 0x01 );
            }
       }
30  };
```

```
1 behavior PE2( in    bit[15:0] addr,  
               inout bit[31:0] data,  
               ISignal      ready,  
               OSignal      ack )  
5 {  
    // Interface FSM  
    PE2Bus bus1( addr, data, ready, ack );  
  
    int v1;                // memory  
10    B13Rcv b13rcv( bus1, v1 ); // FSMDS  
    B3      b3      ( v1, bus1 );  
    B34Snd b34snd( bus1 );  
15    void main(void)  
    {  
        b13rcv.main();  
        b3.main();  
        b34snd.main();  
20    }  
};
```



Implementation Model (Top)




```

1  behavior Design() {
    bit[15:0] addr;
    bit[31:0] data;
    Signal    ready;
5   Signal    ack;


    PE1 pe1( address, data, ready, ack );
    PE2 pe2( address, data, ready, ack );

10  void main(void) {
    par { pe1.main(); pe2.main(); }
    }
};
    
```


- **Cycle-accurate system description**
 - RTL description of hardware
 - Behavioral/structural FSMD view
 - Object code for processors
 - Instruction-set co-simulation
 - Clocked bus communication
 - Bus interface timing based on PE clock




- ✓ **System specification**
 - ✓ Specification modeling
 - ✓ System validation
- ✓ **System refinement**
 - ✓ Computation
 - ✓ Communication
 - ✓ Implementation
- **SCE design environment**
 - Modeling
 - Refinement
 - Synthesis




Design Environment (2): Refinement



Design Environment (3): Exploration



Design Environment (4): Synthesis



vocoder.sce - SoC Environment

File Edit View Project Synthesis Validation Windows Help

Design

- VocoderSpec.sir
 - VocoderArch.sir
 - VocoderComm.sir
 - VocoderRTL.sir
 - VocoderImpl.sir

Open_Loop - VocoderSpec - VocoderSpec.sir

Name	Type	N	Computation [cycles]	Da [cr]
Open_Loop		163	267413	
syn_filter	Syn_Filt	3912	5226	
residual	Residu	1956	5777	
ol_lag_estimate	Ol_Lag_Est	163	222092	
for_init	Open_Loop_Init	163	0	
for_end	Open_Loop_End	652	81	
for_body2	Open_Loop_Body2	652	244	
for_body1	Open_Loop_Body1	652	1	
wsp_i	short int [40]			
p_speech_i	short int *			
mem_w	short int [10]			
i	int			
A_t_i	short int [11]			
ap2	short int [11]			
ap1	short int [11]			
wsp	inout short int *			
txdtx_ctrl	in unsigned bit[5:0]			

Hierarchy Behaviors Channels


Raw DSP HW

Models Imports Sources


Compile Simulate Analyze Refine Shell


Input: "VocoderSpec.cc"
Output: "VocoderSpec.o"
Linking...
Input: "VocoderSpec.o"
Output: "VocoderSpec"
Done.

Ready




SCE Hierarchy Displays





SCE Profiling and Analysis



- **Design methodology**
 - Four levels of abstraction
 - Specification model: untimed, functional
 - Computation model: estimated, structural
 - Communication model: timed, bus-functional
 - Implementation model: cycle-accurate, RTL/IS
 - Three refinement steps
 - Computation refinement
 - Communication refinement
 - Processor refinement
 - » HW / SW / interface synthesis
 - Well-defined, formal models & transformations
 - Automatic, gradual refinement
 - Executable models, test bench re-use
 - Simple verification