System-Level Design (and Modeling for Embedded Systems)

Lecture 6 – System Synthesis and Exploration

Kim Grüttner kim.gruettner@dlr.de
Henning Schlender henning.schlender@dlr.de
Jörg Walter joerg.walter@offis.de

System Evolution and Operation German Aerospace Center (DLR)

&

Distributed Computation and Communication OFFIS



© 2009 Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu


Lecture 6: Outline



- System synthesis
 - Synthesis process
- Evaluation
 - Profiling and simulation
 - Component estimation
 - Analytical and combined methods
- Design space exploration
 - Platform-based synthesis
 - Multi-objective optimization


System Design Process






System-On-Chip Design Flow









Y-Chart






System Synthesis





Processor Synthesis






Double Roof Model




Software Hardware




Design Methodology






X-Chart






Input: Application Behavior Specification






Input: Platform Architecture Template





System Definition






System Definition = Application + Platform + Mapping


Output: Refined TLM






Software Synthesis






Hardware Synthesis





Cycle-Accurate Model





Lecture 6: Outline



√ System synthesis

√ Synthesis process

Evaluation


- Profiling and simulation
- Component estimation
- Analytical and combined methods

Design space exploration

- Platform-based synthesis
- Multi-objective optimization

System Quality Evaluation





Runtime vs. accuracy

- Fast design space exploration
- Fidelity: relative accuracy (vs. absolute accuracy)

Capabilities

- Various levels of abstraction: components, system
- Wide range of metrics: power, timing, area, reliability
- Wide variety of target implementations

Evaluation Approaches



Dynamic simulation

- Profiling, instruction-set simulation (ISS)
- > Long simulation times, corner cases
- > Target vs. host machine-dependent characteristics
- Limited metrics (performance, operations)

Static analysis


- Worst-case execution time (WCET), memory footprint, etc.
- System cost functions, schedulability & real-time analysis
- Inaccurate bounds, manual interference (false paths)

Combinations

- Host-compiled, back-annotated simulation
- Trace-driven simulation
- Tradeoff between accuracy and speed


Exploration Flow





Design Space Exploration





Explore and trim


Profiling




- Input specification MoC
 - Hierarchy
 - Computation & communication



- Multi-entities
 - Behavior, channel, port, variable
- Multi-metrics
 - Operation, traffic, storage
 - Static, dynamic
- Multi-levels
 - Application, transaction, bus-functional





Profiling



Instrumentation-based profiling

- B_b: The execution counts of basic block b
 - Enumerate execution paths
- C_{b,i,d}: No. of computed characteristics for item type i and data type d in the block b
- Data type d: float, int, ...
- Item type *i*: metric-dependent

int b,c; if (a = 0) { b++; $C_{1,++,int} = 1$ else { $C_{1,++,int} = 1$ $C_{2,++,int} = 2$ }

$$\triangleright R_{i,d} = \Sigma_b C_{b,i,d} B_b$$

$$\triangleright R = \sum_{i} \sum_{d} R_{i,d}$$

$$R_{++,int} = \sum_{i} [B_{i} * C_{i,++,int}]$$

= 1 * 1 + 3 * 2
= 7

Retargeting




Target machine model

- $W_{i,d}$: weights of components which the entity mapped to
 - Manual
 - Simulation
 - Complex cost function/ algorithm

Implementation estimates


- $\triangleright E = \sum_{i} \sum_{d} (R_{i,d} * W_{i,d})$
- \triangleright Time complexity: O(n)



Vocoder Profiling







HW acceleration


Computational complexity of top-level Vocader behaviors:

LP_Analysis	Open_Loop	Closed_Loop	Codebook	Úpdate
377.0 MOp		478.7 MOp		

Codebook operation mix:

(x, int)	(+, int)	(-, int)	(/,int)	(others,int)
46.2%	33.5%	9.1%	7.1%	4.1%

Vocoder Design Space Exploration OFFIS



- Mapping of 8 top-level encoder behaviors onto ColdFire + DSP + HW
- 85:04h for 6561 alternatives (1.7s simulation + 3s refinement each)

Simulation-Based Evaluation



Timing back-annotation


- Source level
- Instructions, basic blocks or functions
- Estimation of basic metrics

System simulation

- System description language
- Simulation host
- Functionality & timing
- Generate trace


Timing analysis

Latency, throughput, response time, etc.



Computation Estimation





Execution time estimation

- Compiler frontend optimizations to produce CDFG
- Processor microarchitecture model
- DFG scheduling to compute basic block delay
- RTOS model added for PEs with multiple processes

Stochastic Memory Delay Model




Assumption

Cache and branch prediction hit rate available in data model

Delay Estimation


- Operation access overhead = N_{op} * ((1.0 HR_i) * (CD + L_{mem}))
- Data access overhead = N_{ld} * ((1.0 HR_d) * (CD + L_{mem}))
- Branch prediction miss penalty = MP_{rate} * Penalty



Processor Timing Estimation




- Assumptions
 - In-order, single issue processor
 - Optimistic during scheduling (100% cache hit)



Total BB delay= Op.+Mem.+Br. = 47.3 cycles


Operation delay= 42



Intermediate 3-addr code

Communication Estimation





Communication latencies

- Protocol model used to estimate delays
- Timing is annotated in bus channel

Lecture 6: Outline




- √ System synthesis
 - √ Synthesis process
- ✓ Evaluation
 - ✓ Profiling and simulation
 - √ Component estimation
 - ✓ Analytical and combined methods
- Design space exploration
 - Platform-based synthesis
 - Multi-objective optimization

Design Space Exploration




- Design Space Exploration is an iterative process:
 - How can a single design point be evaluated?
 - How can the design space be covered during the exploration process




Source: C. Haubelt, J. Teich, Univ. of Erlangen-Nuremberg


Platform-Based Synthesis








Automatic Optimal Mapping?



Resource Allocation




 Resource allocation, i.e., select resources from a platform for implementing the application



Process Binding




Process mapping, i.e., bind processes onto allocated computational resources



Channel Routing



 Channel mapping, i.e., assign channels to paths over busses and address spaces




Multi-Objective Optimization



- In general, several solutions (implementations) exist with different properties, e.g., area and power consumption, throughput, etc.
- Implementations are often optimized with respect to many (conflicting) objectives
- Finding best implementations is task of Multi-Objective Optimization


Objective Space





Pareto Dominance





Given: two decision vectors x₁ and x₂

• $x_1 >> x_2$ (strongly dominates) if

• $x_1 > x_2$ (dominates) if

• $x_1 \sim x_2$ (indifferent) if

• $x_1||x_2|$ (incomparable) if

 $\forall i: f_i(x_1) < f_i(x_2)$

 $\forall i: f_i(x_1) \le f_i(x_2) \land \exists j: f_i(x_1) < f_i(x_2)$


 $\forall i: f_i(x_1) = f_i(x_2)$

 $\exists i,j: f_i(x_1) < f_i(x_2) \land f_j(x_2) < f_j(x_1)$

Pareto Optimality




- Set of all solutions X
- A decision vector x ∈ X is said to be Pareto-optimal
 if ∄y ∈ X: y > x



Optimization Goals



- Find Pareto-optimal solutions
- Or a good approximation (convergence, diversity)
- With a minimal number of iterations



Lecture 6: Summary



System synthesis

- Design space exploration (DSE)
 - Decision making to cover design space
 - Refinement to generate system model
 - Evaluation for feedback about design quality

Evaluation

- Source-level profiling and simulation
- Component-level estimation
- System-level analysis, simulation or combination

Decision making

Multi-objective optimization, Pareto optimality