System-Level Design (and Modeling for Embedded Systems)

Lecture 5 – Specification and Refinement (Extended Version)

Kim Grüttner kim.gruettner@dlr.de
Henning Schlender henning.schlender@dlr.de
Jörg Walter joerg.walter@offis.de

System Evolution and Operation German Aerospace Center (DLR)

&

Distributed Computation and Communication OFFIS



© 2009 Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu

System-On-Chip Design Flow



Mem


Mem

DSP

DSP Bus


RTOS


Bridge DSP Bus



System-On-Chip Design Flow








Lecture 5: Outline



- System specification
 - Specification modeling
 - System validation
- System refinement
 - Computation
 - Communication
 - Implementation
- SCE design environment
 - Modeling
 - Refinement
 - Synthesis


Design Methodology





Design Methodology






Essential Issues in Specification




An Example ...




Proposed by the project team



Product specification



Product design by senior analyst



Product after implementation Product after acceptance by user



What the user wanted

Source: unknown author, Courtesy of: R. Doemer

Specification Model




Functional and executable

- "golden model" (first functional model in the design flow)
- all other models will be derived from and compared to this one
- High abstraction level
 - no implementation details
 - unrestricted exploration of design space
- Separation of communication and computation
 - channels and behaviors
- Pure functional
 - no structural information
- No timing
 - exception: timing constraints

Specification Model



- Test bench
 - Main, Stimulator, Monitor
 - no restrictions in syntax and semantics (no synthesis)
- Design under test
 - DUT
 - restricted by syntax and semantic rules (synthesis!)



Source: R. Doemer, UC Irvine

Specification Modeling Guidelines



Computation: Behaviors

Hierarchy: explicit concurrency, state transitions, ...

Granularity: leaf behaviors = smallest indivisible units

Encapsulation: localization, explicit dependencies

Concurrency: explicitly specified (par, pipe, fsm, seq)

Time: un-timed, partial ordering

Communication: Channels

Semantics: abstract communication, synchronization

(standard channel library)

Dependencies: explicit data dependency,

partial ordering, port connectivity

Specification Modeling Guidelines



Example rules for SoC Environment (SCE)

- Clean behavioral hierarchy
 - hierarchical behaviors:
 no code other than seq, par, pipe, fsm statements
 - leaf behaviors:
 no SpecC code (pure ANSI-C code only)
- Clean communication
 - point-to-point communication via standard channels:
 c_handshake, c_semaphore,
 c_double_handshake, c_queue (typed or untyped)
 - ports of plain ANSI C type or interface type, no pointers!
 - port maps to local variables or ports only

Detailed rules for SoC Environment

➤ "SCE Specification Model Reference Manual,"

by A. Gerstlauer, R. Doemer, CECS, UC Irvine, April 2005

Specification Modeling Guidelines



C code conversion to SpecC

- Functions become behaviors or channels
- Functional hierarchy becomes behavioral hierarchy
 - Clean behavioral hierarchy required
 - if-then-else structure becomes FSM
 - while/for/do loops become FSM
- Explicitly specify potential parallelism
 - Data (array) partitioning
- Explicitly specify communication
 - Avoid global variables
 - Use local variables and ports (signals, wires)
 - Use standard channels
- Data types
 - Avoid pointers, use arrays instead
 - Use explicit SpecC data types if suitable
 - Floating-point to fixed-point conversion

Lecture 5: Outline



✓ System specification

- √ Specification modeling
- √ System validation

System refinement

- Computation
- Communication
- Implementation


SCE design environment

- Modeling
- Refinement
- Synthesis

Specification Model




- High-level, abstract model
 - Pure system functionality
 - Algorithmic behavior
 - No implementation details
- No implicit structure / architecture
 - Behavioral hierarchy
- Untimed
 - Executes in zero (logical) time
 - Causal ordering
 - Events only for synchronization



Specification Model Example






- Simple, typical specification model
 - Hierarchical parallel-serial composition
 - Communication through ports and variables, events

SpecC Specification Model Example (2)





SpecC design hierarchy:

```
1 behavior B2B3 ( in int v1 )
     int v2;
                          // variables
     event e2;
     B2 b2 ( v1, v2, e2 ); // children
     B3 b3 ( v1, v2, e2 );
     void main(void) {
       par {
10
        b2.main();
        b3.main();
15
   } ;
   behavior Design()
                           // variables
     int v1;
20
                           // children
          b1 (v1);
     B2B3 b2b3 ( v1 );
     void main(void) {
        b1.main();
25
        b2b3.main();
```

SpecC Specification Model Example (3)



Leaf behaviors

- C algorithms
- Port accesses

```
1 behavior B1( out int v1 )
{
     void main(void) {
        ...
     v1 = ...  // write v1
        ...
};
```

```
V1

B2

v2

B3

e2

B3
```


B1

Communication



Message-passing

- Abstract communication and synchronization
- Encapsulate in channel




c2

Message-Passing Channel



Blocking, unbuffered message-passing



SpecC Channel interfaces:

```
interface ISend {
   void send( void *d, int size );
};


interface IRecv {
   void recv( void *d, int size );
};
```

SpecC Simulation model:

```
channel ChMP() implements ISend, IRecv
     void *buf = 0;
     event eReady, eAck;
     void send( void *d, int size ) {
       buf = malloc( size );
       memcpy( buf, d, size );
       notify( eReady );
       wait( eAck );
10
       free ( buf );
       buf = 0;
     void recv( void *d, int size ) {
15
       if( !buf ) wait( eReady );
       memcpy(d, buf, size);
       notify( eAck );
20
```

SpecC Message-Passing Specification Model





```
1 behavior B2B3( in int v1 )
{
    ChMP c2;

B2 b2( v1, c2 );

B3 b3( v1, c2 );

void main(void) {
    par {
       b2.main();
       b3.main();
      }
}

15 };
```


```
1 behavior B2( in int v1, ISend c2
{
    void main(void) {
        ...
        v2 = f2( v1, ... );
        c2.send( &v2, sizeof(v2) );
        ...
    }
10 };
```

```
1 behavior B3( in int v1, IRecv c2 )
{
     void main(void) {
          ...
          c2.recv( &v2, sizeof(v2) );
          f3( v1, v2, ...);
          ...
      }
10 };
```

Computation refinement




- Component allocation / selection
- Behavior partitioning
- Variable partitioning
- Scheduling



Allocation, Behavior Partitioning






- Allocate PEs
- Partition behaviors
- Globalize communication

Additional level of hierarchy to model PE structure


Model after Behavior Partitioning Holk





Synchronization





- For each component-crossing transition
 - Synchronization behavior pair
 - Synchronize over blocking message-passing channel


```
behavior BSnd( ISend ch )
{
    void main(void) {
      ch.send( 0, 0 );
}
```

```
behavior BRcv( IRecv ch )
{
    void main(void) {
      ch.recv( 0, 0 );
}
};
```

Preserve execution semantics

SpecC Model after Behavior Partitioning (PE1)






```
1 behavior B3Stub( ISend cb13, IRecv cb34 )
{
    BSnd b13snd( cb13 );
    BRcv b34rcv( cb34 );

5    void main(void) {
       b13snd.main();
       b34rcv.main();
    }

10 };
```


SpecC Model after Behavior Partitioning (PE2)





SpecC Model after Behavior Partitioning (Top)





```
1 behavior Design() {
   int v1;
   ChMP cb13, c2, cb34;

5   PE1 pe1( v1, cb13, c2, cb34 );
   PE2 pe2( v1, cb13, c2, cb34 );


   void main(void) {
      par { pe1.main(); pe2.main(); }
   };

10   }
};
```

Variable Partitioning




- Shared memory vs. message passing implementation
 - Map global variables to local memories
 - Communicate data over message-passing channels




Message-Passing Model





SpecC Message-Passing Communication






- Keep local variable copies in sync
 - Communicate updated values at synchronization points
 - Transfer control & data over message-passing channel

```
behavior B13Snd( in int v1 , ISend ch )
{
    void main(void) {
        ch.send( &v1, sizeof(v1) );
    };
};
behavior B13Rcv( IRecv ch, out int v1
{
        void main(void) {
        ch.recv( &v1, sizeof(v1) );
        }
};
```

Preserve shared semantics of variables

SpecC Message-Passing Model (PE1)






SpecC Message-Passing Model (PE2)




```
behavior PE2 ( IRecv cb13,
                  IRecv c2,
                  ISend cb34 )
5
      int v1;
     B13Rcv b13rcv( cb13 ,v1 );
     В3
            b3
                   ( v1, c2 );
     BSnd
            b34snd( cb34 );
10
     void main(void) {
       b13rcv.main();
       b3.main();
       b34snd.main();
15
```



SpecC Message-Passing Model (Top)





```
behavior Design() {
    ChMP cb13, c2, cb34;

PE1 pe1( cb13, c2, cb34 );

PE2 pe2( cb13, c2, cb34 );

void main(void) {
    par { pe1.main(); pe2.main(); }
}

10 };
```

Timed Computation



- Execution time of behaviors
 - Estimated target delay / timing budget
- Granularity
 - Behavior level / basic block level

Annotate behaviors

- Simulation feedback
- Synthesis constraints


```
1 behavior B2( in int v1, ISend c2 )
{
     void main(void) {
         ...
         waitfor( B2_DELAY1 );
         c2.send( ... );
         ...

10      waitfor( B2_DELAY2 );
     }
};
```

Scheduling




Serialize behavior execution on components



- Static scheduling
 - Fixed behavior execution order
 - Flattened behavior hierarchy
- Dynamic scheduling
 - Pool of tasks
 - Scheduler, abstracted OS

SpecC Model after Scheduling (PE1)





Statically scheduled PE1


```
behavior PE1 ( ISend cb13,
                 ISend c2,
                 IRecv cb34 )
     int v1;
5
                 (v1);
            b1
     B13Snd b13snd( v1, cb13 );
            b2
                  (v1, c2);
            b34rcv(cb34);
     BRcv
10
     void main(void)
       b1.main();
15
       b13snd.main();
       b2.main();
       b34rcv.main();
20
```

SpecC Model after Scheduling (PE2)




No scheduling necessary for PE2

```
behavior PE2 ( IRecv cb13,
                 IRecv c2,
                 ISend cb34 )
     int v1;
     B13Rcv b13rcv(cb13, v1);
            b3
                  (v1, c2);
     В3
            b34snd(cb34);
     BSnd
10
     void main(void) {
       b13rcv.main();
       b3.main();
       b34snd.main();
15
```



SpecC Model after Scheduling (Top)





```
1 behavior Design()
{
    ChMP cb13, c2, cb34;


5 PE1 pe1( cb13, c2, cb34 );
    PE2 pe2( cb13, c2, cb34 );

    void main(void) {
        par {
            pe1.main();
            pe2.main();
        }
     }
    }
};
```

Computation Model




- Component structure/architecture
 - Top level of behavior hierarchy
- Behavioral/functional component view
 - Behaviors grouped under top-level component behaviors
 - Sequential behavior execution
- Timed
 - Estimated execution delays



Communication refinement




- Bus allocation / protocol selection
- Channel partitioning
- Protocol, transducer insertion
- Inlining



Bus Allocation / Channel Partitioning






- Allocate busses
- Partition channels
- Update communication

Additional level of hierarchy to model bus structure


Model after Channel Partitioning





SpecC Bus Channel





Virtual addressing:

```
typedef enum {
   CB13, C2, CB34
} BusAddr;
```


Bus interface:

Hierarchical channel:

```
channel Bus1() implements IBus
     ChMP cb13, c2, cb34;
     void send( BusAddr a, void* d, int size )
       switch( a )
         case CB13: return cb13.send( d, size );
         case C2: return c2.send( d, size );
10
         case CB34: return cb34.send( d, size );
     void recv( BusAddr a, void* d, int size )
15
       switch( a )
         case CB13: return cb13.recv( d, size );
         case C2: return c2.recv( d, size );
20
         case CB34: return cb34.recv( d, size );
```

SpecC Model after Channel Partitioning (PE1)






Leaf behaviors

```
behavior B13Snd( in int v1,
                                IBus bus1
    void main(void) {
      bus1.send( CB13, &v1, sizeof(v1) );
5
  behavior B2 ( in int v1,
                            IBus bus1
    void main(void) {
      bus1.send( C2, ...);
  behavior B34Rcv(
                     IBus bus1
    void main(void) {
      bus1.recv( CB34, 0, 0 );
5
  };
```

SpecC Model after Channel Partitioning (PE1)






```
behavior PE1(
                   IBus bus1
     int v1;
            b1
                   ( v1 );
     В1
 5
     B13Snd b13snd( v1,
                          bus1
     В2
            b2
                   (v1,
                          bus1
10
     B34Rcv b34rcv(| bus1
     void main(void)
15
       b1.main();
       b13snd.main();
       b2.main();
       b34rcv.main();
20
   };
```



Leaf behaviors


```
behavior B13Rcv( IBus bus1 , out int v1 )
  void main(void) {
    bus1.recv( CB13, &v1, sizeof(v1) );
behavior B3 ( in int v1,
                         IBus bus1
  void main(void) {
    bus1.recv( C2, ...);
behavior B34Snd(
                  IBus bus1
  void main(void) {
    bus1.send( CB34, 0, 0 );
};
```



SpecC Model after Channel Partitioning (PE2)




```
behavior PE2(
                   IBus bus1
     int v1;
     B13Rcv b13rcv( bus1
                            , v1 );
            b3
     В3
                   (v1,
                         bus1
     B34Snd b34snd(| bus1
10
     void main(void)
       b13rcv.main();
       b3.main();
15
       b34snd.main();
   };
```




SpecC Model after Channel Partitioning (Top)





SpecC Protocol Insertion






- Insert protocol layer
 - Protocol channel
- Create application layer
 - Implement message-passing over bus protocol
- Replace bus channel
 - Hierarchical combination of application, protocol layers

Protocol Example




Double handshake protocol



Protocol Example (2)




Timing diagram



Protocol Layer






Protocol channel

- Encapsulate wires
- Abstract bus transfers
- Implement protocol
- Bus timing

SpecC Protocol Channel






Master interface:

Slave interface:

SpecC Protocol Master Interface






```
void masterRead( bit[15:0] a, bit[31:0] *d )
     do {
       t1: address = a;
           waitfor( 5 );
                           // estimated delay
       t2: ready.set(1);
           ack.waituntil( 1 );
       t3: *d = data;
           waitfor( 15 ); // estimated delay
       t4: ready.set(0);
10
           ack.waituntil( 0 );
     } timing {
                            // constraints
       range( t1; t2; 5; 15 );
       range( t3; t4; 10; 25);
15
```

```
void masterWrite( bit[15:0] a, bit[31:0] d )
     do {
       t1: address = a;
           data
                  = d;
5
          waitfor(5); // estimated delay
       t2: ready.set(1);
           ack.waituntil( 1 );
       t3: waitfor(10); // estimated delay
       t4: ready.set(0);
10
           ack.waituntil( 0 );
     } timing {
                           // constraints
       range( t1; t2; 5; 15 );
       range( t3; t4; 10; 25 );
15
```

SpecC Protocol Slave Interface






```
void slaveRead( bit[15:0] a, bit[31:0] *d )
     do {
       t1: ready.waituntil(1);
       t2: if( a != address ) goto t1;
           *d = data;
           waitfor( 12 ); // estimated delay
       t3: ack.set(1);
           ready.waituntil( 0 );
       t4: waitfor( 7 );
                         // estimated delay
10
       t5: ack.set(0);
     } timing {
                           // constraints
       range( t2; t3; 10; 20 );
       range( t4; t5; 5; 15 );
15
```

```
void slaveWrite(bit[15:0] a, bit[31:0] d )
     do {
       t1: ready.waituntil(1);
      t2: if( a != address ) goto t1;
          data = d;
          waitfor( 12 ); // estimated delay
       t3: ack.set(1);
           ready.waituntil( 0 );
       t4: waitfor(7); // estimated delay
10
       t5: ack.set(0);
     } timing {
                           // constraints
       range( t2; t3; 10; 20 );
       range( t4; t5; 5; 15 );
15
```

SpecC Application Layer






- Implement abstract message-passing over protocol
 - Synchronization
 - Arbitration
 - Addressing
 - Data slicing


SpecC Application Layer (2)





SpecC Application Layer Channel





Master interface:

Slave interface:

Application Layer Methods



Master interface:

```
void masterSend( int a, void* d, int size )
{
   long *p = d;

   for(; size > 0; size -= 4, p++ ) {
      protocol.masterWrite(a, *p);
   }
}


void masterRecv( int a, void* d, int size )
{
   long *p = d;

   for(; size > 0; size -= 4, p++ ) {
      protocol.masterRead(a, p);
   }
}
```

Slave interface:


SpecC Model after Protocol Insertion





SpecC Model after Protocol Insertion (PE1)






Leaf behaviors

```
behavior B13Snd( in int v1,
                                IBusMaster bus1
    void main(void) {
      bus1.masterSend( CB13, &v1, sizeof(v1) );
5
  };
  behavior B2 ( in int v1,
                            IBusMaster bus1
    void main(void) {
      bus1.masterSend( C2, ...);
  behavior B34Rcv(
                     IBusMaster bus1
    void main(void) {
      bus1.masterRecv( CB34, 0, 0 );
5
  };
```

SpecC Model after Protocol Insertion (PE1)






```
behavior PE1(
                   IBusMaster bus1
     int v1;
            b1
                   ( v1 );
     B13Snd b13snd( v1,
                         bus1
            b2
                   ( v1, bus1
     В2
                                 );
10
     B34Rcv b34rcv ( bus1
     void main(void)
15
       b1.main();
       b13snd.main();
       b2.main();
       b34rcv.main();
20
   };
```

SpecC Model after Protocol Insertion (PE2)



Leaf behaviors


```
behavior B13Rcv(| IBusSlave bus1 | , out int v1 )
  void main(void) {
    bus1.slaveRecv( CB13, &v1, sizeof(v1) );
behavior B3 ( in int v1,
                         IBusSlave bus1
  void main(void) {
    bus1.slaveRecv( C2, ...);
behavior B34Snd(
                   IBusSlave bus1
  void main(void) {
    bus1.slaveSend( CB34, 0, 0 );
};
```



SpecC Model after Protocol Insertion (PE2)




```
behavior PE2(
                   IBusSlave bus1
     int v1;
     B13Rcv b13rcv(| bus1
                             , v1 );
 5
            b3
                   (v1,
                         bus1
     В3
     B34Snd b34snd(
                     bus1
10
     void main(void)
       b13rcv.main();
       b3.main();
15
       b34snd.main();
   };
```




SpecC Model after Protocol Insertion (Top)





Intellectual Property (IP)






- IP component library
 - Pre-designed components
 - Fixed functionality
 - Fixed interface / protocols
 - Allocate IP components
 - Implement functionality through IP reuse

IP Component Model






- Component behavior
 - Simulation, synthesis
- Wrapper
 - Encapsulate fixed IP protocol
 - Provide canonical interface

```
interface IIPBus
{
    void start(int v1, ...);
    void done(void);
};
```


Transducer Insertion





Transducer






Translate between protocols

- Send / receive messages
- Buffer in local memory


Inlining





Model after Inlining





SpecC Model after Inlining (PE1)



PE1 bus driver


PE1Bus addr[15:0] addr[31:0] ready ack

Application layer:

Protocol layer:

SpecC Model after Inlining (PE1)





```
behavior PE1(
                         bit[15:0] addr,
                   out
                   inout bit[31:0] data,
                   OSignal
                                    ready,
                   ISignal
                                   ack
      PE1Bus bus1 ( addr, data, ready, ack );
     int v1;
            b1
                   (v1);
10
     B13Snd b13snd( v1, bus1 );
                   ( v1, bus1 );
            b2
     B34Rcv b34rcv( bus1 );
     void main(void) {
15
       b1.main();
       b13snd.main();
       b2.main();
       b34rcv.main();
20
```

SpecC Model after Inlining (PE2)



PE2 bus interface

Application layer:


Protocol layer:

PE2Bus addr[15:0] data[31:0] ready ack Respectively.

SpecC Model after Inlining (PE2)




```
behavior PE2(
                  in
                         bit[15:0] addr,
                  inout bit[31:0] data,
                  ISignal
                                   ready,
                   OSignal
                                   ack
5
     PE2Bus bus1 ( addr, data, ready, ack );
     int v1;
     B13Rcv b13rcv( bus1, v1 );
10
            b3
                   ( v1, bus1 );
     B34Snd b34snd(bus1);
     void main(void) {
       b13rcv.main();
15
       b3.main();
       b34snd.main();
   };
```



SpecC Model after Inlining (Top)






Communication Model




- Component & bus structure/architecture
 - Top level of hierarchy
- Bus-functional component models
 - Timing-accurate bus protocols
 - Behavioral component description
- Timed
 - Estimated component delays



Backend




- Clock-accurate implementation of PEs
 - Hardware synthesis
 - Software development
 - Interface synthesis



Hardware Synthesis






- Schedule operations into clock cycles
 - Define clock boundaries in leaf behavior C code
 - Create FSMD model from scheduled C code

SpecC Scheduled Hardware Model




Hierarchical FSMD:



```
behavior B3 ( in int v1, IBusSlave bus )
     void main(void) {
        enum { S0, S1, S2, ..., S_n } state = S0;
        while ( state != S_n )
          waitfor( PE2 CLK ); // wait for clock period
          switch( state ) {
10
            case S<sub>i</sub>:
               v1 += v2; // data-path operations
               if( v1 )
15
                 state = S_{i+1};
               else
                 state = S_{i+2}.
               break;
            case S_{i+1}: // receive message
               bus.slaveReceive(C2, ...);
20
               state = S_{i+2};
               break;
            case S_{i+2}:
              f3( v1, v2, ...);
               state = S_{i+3};
25
               break;
        } }
30
```

Software Synthesis






- Implement behavior on processor instruction-set
 - Code generation
 - Compilation

Code Generation






Compilation




```
void b1( int *v1 ) {
   void b13snd( int v1 ) {
     masterSend( CB13, &v1,
                 sizeof(v1));
   void b2( int v1 ) {
     masterSend( C2, );
10
   void b34rcv() {
     masterReceive( CB34, 0, 0 );
15
   void main(void) {
     int v1;
     b1( &v1 );
     b13send( v1 );
     b2(v1);
     b34rcv();
```



Interface Synthesis






- Implement communication on components
 - Hardware bus interface logic
 - Software bus drivers


Hardware Interface Synthesis



Specification: timing diagram / constraints





> FSMD implementation: clock cycles



Hardware Interface FSMD








Hardware Interface FSMD (2)



```
channel PE2Bus( in bit[15:0] addr, inout bit[31:0] data,
                   ISignal ready, OSignal ack )
     implements IBusSlave
     void slaveSend( int a, void* d, int size ) {
 5
       enum { S0, S1, S2, S3, S4, S5 } state = S0;
       while( state != S5 ) {
         waitfor( PE2 CLK );  // wait for clock period
         switch( state ) {
             case S0: // sample ready, address
10
               if ( (ready.val() == 1) && (addr == a) ) state = S1;
               break;
             case S1: // read memory, drive data bus
               data = *(((long*)d)++);
               state = S2;
15
               break;
             case S2: // raise ack, advance counter
               ack.set(1);
               size--;
               state = S3;
20
               break;
             case S3: // sample ready
               if( ready.val() == 0 ) state = S4;
               break:
             case S4: // reset ack, loop condition
25
               ack.set(0);
               if( size != 0 ) state = S0 else state = S5;
       } }
     void slaveReceive( int a, void* d, int size ) { ... }
30
```




Software Interface Synthesis



- Implement communication over processor bus
 - Map bus wires to processor ports
 - Match with processor ports
 - Map to general I/O ports
 - Generate assembly code
 - Protocol layer: bus protocol timing via processor's I/O instructions
 - Application layer: synchronization, arbitration, data slicing
 - Interrupt handlers for synchronization

Software Interface Driver





Bus driver:


```
FmasterWrite ; protocol layer
                           ; write addr
     OUTA
     OUTB
                           ; write data
     OUTC
             #0001
                           ; raise ready
     MOVE
             ack event, r2
             Fevent wait ; wait for ack ev.
     CALL
     OUTC
             #0000
                           ; lower ready
     RET
                 ; application layer
   FmasterSend
             L1END, r2
                           ; loop over data
     LOOP
             (r6) + r1
     MOVE
             FmasterWrite ; call protocol
     CALL
   L1END
     RET
15
```

Interrupt handler:

```
FintaHandler
    PUSH    r2
    MOVE    ack_event, r2
    CALL    Fevent_notify ; notify ack ev.
POP    r2
RTI
```


Implementation Model





Implementation Model (PE1)






```
#include <iss.h>
                    // ISS API
behavior PE1( out
                    bit[15:0] addr,
              inout bit[31:0] data,
              OSignal
                        ready,
              ISignal
                        ack )
  void main(void)
    // initialize ISS, load program
    iss.startup();
    iss.load("a.out");
    // run simulation
    for(;;) {
      // drive inputs
      iss.porta = addr;
      iss.portb = data;
      iss.inta = ack.val();
      // run processor cycle
      iss.exec();
      waitfor( PE1 CLK );
      // update outputs
      data = iss.portb;
      ready.set( iss.portc & 0x01 );
```

30

Implementation Model (PE2)




```
behavior PE2( in
                       bit[15:0] addr,
                 inout bit[31:0] data,
                 ISignal
                                 ready,
                 OSignal
                                 ack )
5
     // Interface FSM
     PE2Bus bus1 (addr, data, ready, ack);
                                  // memory
     int v1;
10
     B13Rcv b13rcv( bus1, v1 ); // FSMDs
            b3
                 ( v1, bus1 );
     B34Snd b34snd(bus1);
     void main(void)
15
       b13rcv.main();
       b3.main();
       b34snd.main();
20
```



Implementation Model (Top)





```
behavior Design() {
  bit[15:0] addr;
  bit[31:0] data;
  Signal ready;
  Signal ack;


PE1 pe1( address, data, ready, ack );
  PE2 pe2( address, data, ready, ack );

void main(void) {
  par { pe1.main(); pe2.main(); }
  }
};
```

Implementation Model



- Cycle-accurate system description
 - RTL description of hardware
 - Behavioral/structural FSMD view
 - Object code for processors
 - Instruction-set co-simulation
 - Clocked bus communication
 - Bus interface timing based on PE clock




Lecture 5: Outline



- ✓ System specification
 - √ Specification modeling
 - √ System validation
- ✓ System refinement
 - √ Computation
 - ✓ Communication
 - ✓ Implementation
- SCE design environment
 - Modeling
 - Refinement
 - Synthesis


Design Environment (1): Modeling






Design Environment (2): Refinement






Design Environment (3): Exploration






Design Environment (4): Synthesis






System-on-Chip Environment (SCE) - Main Window






SCE Source Editor






SCE Hierarchy Displays






SCE Compiler and Simulator





SCE Profiling and Analysis





Lecture 5: Summary



Design methodology

- Four levels of abstraction
 - Specification model: untimed, functional
 - Computation model: estimated, structural
 - Communication model: timed, bus-functional
 - Implementation model: cycle-accurate, RTL/IS

Three refinement steps

- Computation refinement
- Communication refinement
- Processor refinement
 - » HW / SW / interface synthesis

Well-defined, formal models & transformations

- Automatic, gradual refinement
- Executable models, test bench re-use
- Simple verification