## System Level Design (and Modelling for Embedded Systems)

Part 2: SystemC

Kim Grüttner <kim.gruettner@dlr.de>
 Jörg Walter <joerg.walter@offis.de>
Henning Schlender <henning.schlender@dlr.de>
 Sven Mehlhop <sven.mehlhop@offis.de>

Distributed Computation and Communication, R&D Division Manufacturing OFFIS – Institute for Information Technology

Institute of Systems Engineering for Future Mobility
German Aerospace Center (DLR-SE)

Based on the slides of M. Radetzki 2005–2008 University of Stuttgart

#### Overview of Part 2

- 9. Introduction to SystemC (Part 1)
- 10. C++ and OOM
- 11. Introduction to SystemC (Part 2)
- 12. Transaction Level Modelling (Part 1)
- 13. Transaction Level Modelling (Part 2)
- 14. Software Refinement in SystemC

## System Level Design (and Modelling for Embedded Systems)

9 - Introduction to SystemC (Part 1)

Kim Grüttner <kim.gruettner@dlr.de>
Jörg Walter <joerg.walter@offis.de>
Henning Schlender <henning.schlender@dlr.de>
Sven Mehlhop <sven.mehlhop@offis.de>

Distributed Computation and Communication, R&D Division Manufacturing OFFIS – Institute for Information Technology

Institute of Systems Engineering for Future Mobility German Aerospace Center (DLR-SE)

> Based on the slides of M. Radetzki 2005–2008 University of Stuttgart

#### 9. Introduction to SystemC (Part 1)


Introduction
Model Basics
Running a Simulation
More on Channels and Processes
Events and Timing
SystemC Simulation Mechanism

- 10. C++ and OOM
- 11. Introduction to SystemC (Part 2)
- 12. Transaction Level Modelling (Part 1)
- 13. Transaction Level Modelling (Part 2)
- 14. Software Refinement in SystemC

#### **About SystemC**

- Open source C++ class library for system modelling
- IEEE standard 1666:2011
- Owned by Accellera Systems Initiative
  - www.systemc.org (download, documentation, infos)
- Supplementary class libraries
  - TLM: transaction level modelling
  - SCV: functional verification (by simulation)
  - AMS: analog/mixed-signal modelling
  - Third-party libraries, e.g. OSSS, GreenSocs, Synopsys SCML
- Common use-case: Discrete Event Simulation
  - Useful for top-down system level design
  - Incremental refinement with continuous validation


#### **Fundamental Concepts**



- Structure generated at simulation startup
- (Almost) no reconfiguration during simulation

#### **Model Basics**

#### **Modules and Ports**




#### Processes: SC\_METHOD, SC\_THREAD, SC\_CTHREAD

- Processes are special member functions of modules
  - Automatically activated by events
- SC\_METHOD
  - Static sensitivity (triggered by predefined events)
  - Run-to-completion
- SC THREAD
  - Static and dynamic sensitivity
  - Execution is suspended by wait()-statements
  - Runs from previous wait() to next wait()
- SC\_CTHREAD (clocked thread)
  - Specialized SC\_THREAD
  - Only sensitive to clock and reset
  - Good for modeling implicit state machines

#### **SC\_METHOD Process Declaration and Implementation**

```
File: adder.h
#include <systemc>
SC_MODULE(Adder)
  sc_core::sc_in<int> x;
  sc_core::sc_in<int> y;
  sc_core::sc_out<int> s;
  void add();
  SC_CTOR(Adder)
    SC_METHOD(add);
    sensitive << x << y;</pre>
```



Function prototype

Module constructor

Function registered as a process

Activation condition of the process: Value change on port x or port y leads to automatic start of add()

#### **SC\_METHOD Process Declaration and Implementation**

```
File: adder.h
                                                    Adder.
#include <systemc>
                                                                          S
SC_MODULE(Adder)
  sc_core::sc_in<int> x;
  sc_core::sc_in<int> y;
                                        File: adder.cpp
  sc_core::sc_out<int> s;
                                        #include "adder.h"
  void add();
                                       ➤ void Adder::add()
  SC_CTOR(Adder)
    SC_METHOD(add);
                                          s = x + v:
    sensitive << x << y;</pre>
                                          // Alternatively:
                                          // s.write( x.read() + v.read() );
```

#### **SC\_THREAD Process Declaration and Implementation**

```
File: adder.h
                                                   Adder
#include <systemc>
                                                                        S
SC_MODULE(Adder)
  sc_core::sc_in<int> x;
  sc_core::sc_in<int> y;
                                            Function prototype
  sc_core::sc_out<int> s;
                                            Module constructor
 void add();
                                            Function registered as a process
 SC_CTOR(Adder)
                                            Activation condition
    SC_THREAD(add);
    sensitive << x << y;</pre>
```

#### SC\_THREAD Process Declaration and Implementation

```
File: adder.cpp
#include "adder.h"
void Adder::add()
 while (true) {
    wait(); <
    s = x + v;
```


```
\begin{array}{c}
x \\
y \\
\end{array}
```

SC\_THREAD is started only once, at the beginning of the simulation SC\_THREAD specifies activation by call to wait() function; here: waits for sensitive condition in adder.h: sensitive << x << y;

The above **SC\_THREAD** implementation has the **same functionality** as the previous **SC\_METHOD** implementation.


#### SC\_CTHREAD Process Declaration and Implementation

```
File: adder.h
#include <systemc>
SC_MODULE(Adder)
 sc_core::sc_in<bool> clk;
  sc_core::sc_in<bool> rst;
  sc_core::sc_in<int> x, y;
  sc_core::sc_out<int> s;
 void add();
 SC_CTOR(Adder)
    SC_CTHREAD(add, clk.pos());
   reset_signal_is(rst, true);
};
```



Additional clock and reset ports
Function registered as a process
sensitive to rising edge of clk
if rst is high, process is
automatically set back to start
of function

#### SC\_CTHREAD Process Declaration and Implementation




**Same functionality** as the previous implementations, but inputs are only evaluated **once** each clock cycle.

#### **Module Instantiation**


- Building a structural hierarchy of modules
  - e.g.: ALU contains Adder
- Defining Connections via channels

#### Purpose here:

- Testing the Adder model by applying stimuli to the inputs and checking the computed outputs
- cf. simulation experiment



#### Module Instantiation (cont.)



```
File: testbench.h
SC MODULE(Testbench)
{ // top level; no ports
 sc_core::sc_signal<int> ch_x, ch_y, ch_s; // channels
 Adder uut; // Adder instance
 void stim();  // stimuli process
 void check();  // checking process
 SC_CTOR(Testbench)
   : uut("uut")  // initializer list
   , ch_x("ch_x"), ch_y("ch_y"), ch_s("ch_s")
 {
   SC_THREAD(stim); // without sensitivity
   SC_METHOD(check);
   sensitive << ch_s; // sensitivity for check()</pre>
```

#### Connection of Ports and Channels

```
File: testbench.h, complete constructor
SC_CTOR(Testbench)
  : uut("uut")  // initializer list
  , ch_x("ch_x"), ch_y("ch_y"), ch_s("ch_s")
{
  SC_THREAD(stim); // without sensitivity
  SC_METHOD(check);
  sensitive << ch_s; // sensitivity for check()</pre>
  uut.x(ch_x); // port x of uut bound to ch_x
  uut.y(ch_y); // port y of uut bound to ch_y
  uut.s(ch_s); // port s of uut bound to ch_s
```

#### Syntax for binding ports to channels

<instance name>.<port name>(<channel name>)

#### **Testbench Implementation**

```
File: testbench.cpp
#include "testbench.h"
void Testbench::stim() // SC_THREAD
 ch_x = 3; ch_y = 4; // first stimulus
 wait(10, SC_NS);  // wait for 10 ns
  ch_x = 7; ch_y = 0; // second stimulus
  wait(10, SC_NS); // wait (no sensitivity!)
                       // further stimuli
  . . .
void Testbench::check() // SC_METHOD
{
  std::cout << ch_x << ch_y << ch_s << std::endl; // debug output
 if( ch_s != ch_x + ch_y ) sc_core::sc_stop(); // stop simulation
 else std::cout << "-> OK" << std::endl;</pre>
```

### **Running a Simulation**

#### Invoking the Simulation from sc\_main

```
Adder

Model

Simulator


Stim()

Stimuli

Stimuli
```

```
File: main.cpp
#include "testbench.h"
int sc_main(int argc, char *argv[]) // cf. C++ main()
{
   Testbench tb("tb");
   sc_core::sc_start();
   std::cout << "simulation finished" << std::endl;
}</pre>
```

#### **Compiling the Source Code Files**



#endif // TESTBENCH H


#### **Using Sentinels**

- to avoid multiple (indirect) inclusions of a header file
- each header file should have
   a #ifndef sentinel

```
File: adder.h

#ifndef ADDER_H_
#define ADDER_H_
... // C++ code for adder

#endif // ADDER_H_
```



#### **Running a Simulation Experiment**

① Compile:


```
clang++ -I. -I ~systemc/include -c -o adder.o adder.cpp
clang++ -I. -I ~systemc/include -c -o testbench.o testbench.cpp
clang++ -I. -I ~systemc/include -c -o main.o main.cpp
```

- 2 Link: clang++ -L. -L ~systemc/lib \*.o -lsystemc -lm
- Execute: ./a.out
- Output:

```
SystemC 2.3.1 --- May 15 2014 16:20:29
Copyright (c) 1996-2014 by all Contributors,
ALL RIGHTS RESERVED
```

```
0+0=0 -> 0K
3+4=7 -> 0K
8+-4=4 -> 0K
simulation finished
```

#### Stimuli vs. Simulation Results




ch\_x, ch\_y.

with ports x, y connected to channels

#### Waveform Tracing


```
File: main.cpp
#include "testbench.h"
int sc_main(int argc, char *argv[]) // cf. C++ main()
{
  Testbench tb("tb"):
 sc_core::sc_trace_file *handle; // file handle declaration
 handle = sc_core::sc_create_vcd_trace_file("waveforms");
  sc core::sc trace(handle, tb.ch x, "ch x"):
  sc_core::sc_trace(handle, tb.ch_y, "ch_y");
  sc_core::sc_trace(handle, tb.ch_s, "s");
  sc core::sc start():
  std::cout << "simulation finished" << std::endl:</pre>
  sc core::sc close vcd trace file(handle):
```

#### Waveform Tracing (cont.)



No value change on ch\_s

#### Stimuli vs. Simulation Results



#### More on Channels and Processes

#### sc\_buffer Channel

# Different Events sensitive << ch; // waits for event on channel ch sc\_core::sc\_signal<T> ch; // event: value change sc\_core::sc\_buffer<T> ch; // event: any write to channel

```
Change the line sc_signal<int> ch_x, ch_y, ch_s; to sc_buffer<int> ch_x, ch_y, ch_s;
```

#### Output

```
0+0=0 -> 0K
3+4=7 -> 0K
7+0=7 -> 0K
8+-4=4 -> 0K
8+-4=4 -> 0K
```

#### SystemC Built-In Channels

Channel	Matching Ports	Event
sc_signal <t></t>	<pre>sc_in<t>, sc_out<t>, sc_inout<t></t></t></t></pre>	value changed
sc_buffer <t></t>	<pre>sc_in<t>, sc_out<t>, sc_inout<t></t></t></t></pre>	value written (also if same as previous value)
sc_fifo <t></t>	<pre>sc_fifo_in<t>, sc_fifo_out<t></t></t></pre>	fifo contents changed
sc_semaphore <t></t>	_	_
sc_mutex <t></t>	_	_
sc_clock <t></t>	sc_in <t></t>	value changed

#### sc\_fifo Channel

## Declaration sc\_core::sc\_fifo<int> my\_fifo(4);

Type of data stored in FIFO Name of the FIFO object Maximum FIFO size (default: 16)

#### Blocking Access: read, write do not return until successful


```
my_fifo.write(data); // waits if FIFO is full
data = my_fifo.read(); // waits if FIFO is empty
```

#### Non-Blocking Access: read, write return immediately

```
bool flag; // returned status flag indicates success
flag = my_fifo.nb_write(data); // false if FIFO is full
flag = my_fifo.nb_read(data); // false if FIFO is empty
```

#### Adder with FIFOs

```
File: adder.h
#include <svstemc>
SC_MODULE(Adder) {
 sc_core::sc_in<bool> clk;
 sc_core::sc_in<bool> rst;
 // Ports connecting to FIFO channels
 sc_core::sc_fifo_in<int> x;
 sc_core::sc_fifo_in<int> y;
 sc_core::sc_fifo_out<int> s;
 void add();
 SC_CTOR(Adder) {
    SC_THREAD(add);
```



```
File: adder.cpp
#include "adder.h"

void Adder::add()
{
   int a, b;
   while (true) {
      a = x.read(); b = y.read();
      s.write(a + b); std::cout << ...
}
</pre>
```

#### **FIFO Testbench**

```
File: testbench.h
SC_MODULE(Testbench)
{ // top level; no ports
 sc_core::sc_fifo<int> ch_x, ch_y, ch_s; // channels
 Adder uut: // Adder instance
 void stim();  // stimuli process
 void check();  // checking process
 SC_CTOR(Testbench)
  : uut("uut") // initializer list
  , ch_x(4), ch_y(4), ch_s(3)
   SC_THREAD(stim); // without sensitivity
   SC_THREAD(check);
   uut.x(ch_x); uut.y(ch_y); uut.s(ch_s);
};
```

#### **FIFO Testbench Implementation**

```
File: testbench.cpp
#include "testbench.h"
void Testbench::stim() // SC_THREAD
  for (int i = 0; i < 10; ++i) {
    ch_x.write(i); ch_y.write(30-2*i);
    std::cout << "stim x = " << i << ", y = " << 30-2*i << std::endl;
void Testbench::check() // SC_THREAD
  while (true) {
    // Note: Cannot read values twice from ch_x, ch_y
    std::cout << " check: x + y = " << ch_s.read() << std::endl;
    wait(10, sc_core::SC_NS);
```

simulation finished

### **Simulation Results**

```
stim x = 0, y = 30
                                  check: received x + y = 28
stim x = 1, y = 28
                                  add: computed & wrote 5+20=25
stim x = 2, y = 26
                                  stim x = 9, y = 12
stim x = 3, v = 24
                                  check: received x + v = 27
add: computed & wrote 0+30=30
                                  add: computed & wrote 6+18=24
add: computed & wrote 1+28=29
                                  check: received x + v = 26
add: computed & wrote 2+26=28
                                  add: computed & wrote 7+16=23
stim x = 4, v = 22
                                  check: received x + v = 25
stim x = 5, y = 20
                                  add: computed & wrote 8+14=22
stim x = 6, y = 18
                                  check: received x + y = 24
check: received x + y = 30
                                  add: computed & wrote 9+12=21
add: computed & wrote 3+24=27
                                  check: received x + y = 23
stim x = 7, y = 16
                                  check: received x + y = 22
check: received x + y = 29
                                  check: received x + y = 21
```

add: computed & wrote 4+22=26

## **SC\_METHOD Adder Process**

```
File: adder.h
#include <systemc>
SC_MODULE(Adder) {
  sc_core::sc_fifo_in<int> x;
  sc_core::sc_fifo_in<int> y;
  sc_core::sc_fifo_out<int> s;
 void add():
 SC_CTOR(Adder)
    SC_METHOD(add);
    sensitive
      << x.data written()
      << y.data_written();
```

```
File: adder.cpp
#include "adder.h"
void Adder::add()
  int a, b;
  // while (true) {
   a = x.read(); b = y.read();
    s.write(a + b); std::cout << ...</pre>
  1/ }
```

But: blocking read() calls wait()!

```
Simulation error: (E519) wait() is not allowed in SC_METHODs.
```

## **SC\_METHOD Adder Process**

```
File: adder.h
#include <systemc>
SC_MODULE(Adder) {
 sc_core::sc_fifo_in<int> x;
  sc_core::sc_fifo_in<int> y;
  sc_core::sc_fifo_out<int> s;
 void add():
 SC_CTOR(Adder)
    SC_METHOD(add);
    sensitive
      << x.data written()
      << y.data_written();
};
```

```
File: adder.cpp
#include "adder.h"
void Adder::add()
  int a, b;
  bool a_ok, b_ok, s_ok;
  a ok = x.nb read(a):
  b_ok = y.nb_read(b);
  if (a_ok && b_ok) {
    s_ok = s.nb_write(a + b);
    if (s_ok) std::cout << ...
    else ; // ??
```

### **Simulation Results**

```
stim x = 0, y = 30
stim x = 1, y = 28
stim x = 2, v = 26
stim x = 3, y = 24
add: computed & wrote 0+30=30
stim x = 4, y = 22
check: received x + y = 30
add: computed & wrote 1+28=29
stim x = 5, y = 20
add: computed & wrote 2+26=28
stim x = 6, v = 18
add: computed & wrote 3+24=27
stim x = 7, y = 16
stim x = 8, y = 14
stim x = 9, y = 12
check: received x + y = 29
check: received x + y = 28
check: received x + y = 27
simulation finished
```

- Simulation no longer aborts
- Data is lost
- When using non-blocking calls, the user must take care of synchronization in order to avoid data loss (cf. shared memory)
- In example, need to
  - Observe OK flags more seriously
  - Re-write data later in case nb\_write() fails
  - Avoid scrapping read data

## SC\_METHOD vs. SC\_(C)THREAD Summary

#### SC\_METHOD

- Started again whenever **activation condition** triggers
- Must not call wait()
- Must not block
- Must not call functions that block or call wait()
- Must not contain infinite loop (blocks all other processes)
- May use non-blocking communications only

#### SC THREAD

- Started only once, at beginning of simulation
- May (and must) call wait()
- Often contains infinite loop
- May (and must) block allow other processes to execute
- May use both non-blocking and blocking communications


#### SC CTHREAD

- Can only be sensitive to clock and reset, no dynamic sensitivity
- Should only call non-blocking interface methods

# **Events and Timing**

# **Synchronization via Events**

- Process can wait for an event
- Event can be generated (triggered) by another process
- Events are forgotten after being triggered
- Wait operation must have been invoked before the trigger of an event in order to "receive" that event



waiting: ----

## **User-Defined Events in SystemC**

- Declaration: sc\_core::sc\_event name;
- Immediate trigger: name.notify();
- Waiting for occurence: wait(name);

#### Stimuli Process

```
int x; int y;
sc_core::sc_event new_stimulus;
void Testbench::stim()
{
    x = 3; y = 4;
    new_stimulus.notify();
    x = 7; y = 0;
    new_stimulus.notify();
    // stimulus 7, 0 again
    new_stimulus.notify();
    ...
}
```

#### **Checking Process**

```
void Testbench::check()
{
   for(;;)
   {
     wait(new_stimulus);
     if (s == x + y)
        std::cout << "OK" << ...;
     else
        std::cout << "ERROR" << ...;
   }
}</pre>
```

# Time in SystemC


sc\_core::sc\_time is a data type that consists of a magnitude and a unit.

Time units

Unit	Name	
sc_core::SC_FS	femtosecond	$1\times10^{-15}$
sc_core::SC_PS	picosecond	$1  imes 10^{-12}$
sc_core::SC_NS	nanosecond	$1  imes 10^{-9}$
sc_core::SC_US	microsecond	$1  imes 10^{-6}$
sc_core::SC_MS	millisecond	$1  imes 10^{-3}$
sc_core::SC_SEC	second	1


- Time object sc\_core::sc\_time name(<magnitude>, <unit>);
   e.g.: sc\_core::sc\_time delay(10, sc\_core::SC\_NS);
- Usage, e.g.: wait(delay);
  - Alternatively: wait(10, sc\_core::SC\_NS);

## **Timed Events**



## **Multiple Notifications**

- There can be at most one pending notification per event
- In case of multiple notifications, the earlier one wins



- **Immediate**, not pending
- event.notify(15, sc\_core::SC\_NS);
- event.notify(10, sc\_core::SC\_NS);
  - **Replaces** previous notification
- - **Replaces** previous notification
- event.notify(5, sc\_core::SC\_NS);
  - Ignored

# Waiting on Events

```
Static sensitivity
sc_core::sc_event a, b, c;
sc_core::sc_time t(...);
                              sensitive << ...
                          Dynamic sensitivity
wait();
                              On a single event
wait( a );
                              On a combination of events
                                   All events have happened
At least one event has happened
wait( a | b | c ); ←
                              For a time period
wait( t ): ◄
Timeout (wait no longer than t)
```

## Dynamic Sensitivity for sc\_method

```
Switch back to static sensitivity
sc_core::sc_event a, b, c;
sc_core::sc_time t(...);
                                  sensitive << ...
                             Dynamic sensitivity for next activation
next_trigger();
                                  On a single event
next_trigger( a );
                                  On a combination of events
                                       All events have happened
next_trigger( a & b & c ); 
                                       At least one event has happened
next_trigger( a | b | c ); 
                                  For a time period
next_trigger( t );
                                  Timeout (wait no longer than t)
next_trigger( t, a & b );
```

## sc\_core::sc\_clock Channel

```
Name of the clock object


sc_core::sc_clock clk("clk", period,

0.5, delay);

Clock cycle duration,
default 1ns

Duty cycle: percentage of time during
which the clock has value 1, default: 0.5 (= 50%)

Time of first clock edge, default 0ns
```



### **Events from Built-In Channels**

- Channels **notify** special event, e.g. when their values changes
- These events can be **obtained** via methods of the channel

_ Usage	Properties	
Static sensitivity, ports	$\begin{array}{l} \text{Method:} \\ \text{Returns:} \\ 0 \rightarrow 1 \text{ event:} \\ 1 \rightarrow 0 \text{ event:} \end{array}$	<pre>value_changed() sc_event_finder pos() neg()</pre>
wait()	Method: Returns: $0 \rightarrow 1$ event: $1 \rightarrow 0$ event:	<pre>value_changed_event() sc_event posedge_event() negedge_event()</pre>
Condition <b>if</b> ()	Method: Returns: $0 \rightarrow 1$ event: $1 \rightarrow 0$ event:	<pre>event() bool posedge() negedge()</pre>

# **Example: Sensitivity on Channel Events**

### Register Module

```
SC_MODULE(Register)
  sc_core::sc_in<bool> clk;
  sc_core::sc_in<bool> reset;
  sc_core::sc_in<int> d;
  sc_core::sc_out<int> q;
 void proc();
 SC_CTOR(Register)
    SC_METHOD(proc);
    sensitive
      << clk.pos() << reset;
```

#### Process Impl.

```
void Register::proc()
{
   if ( reset.negedge() ) {
      q = 0;
   } else if ( clk.event() ) {
      q = d;
   }
   Checking if event
   has happened
```

What does this process do, precisely? Is this really what we want?

## **Example: Waiting on Channel Events**

# Register Module


```
SC_MODULE(Register)
  sc_core::sc_in<bool> clk;
  sc_core::sc_in<bool> reset;
  sc_core::sc_in<int> d;
  sc_core::sc_out<int> q;
 void proc();
 SC_CTOR(Register)
    SC_THREAD(proc);
```

#### Process Impl.

```
void Register::proc()
  for(::) {
    wait( clk.posedge_event() |
          reset.value_changed_event());
    if( reset == false ) {
      q = 0;
    } else if( clk.posedge() ) {
      a = d:
```

## **Simulation Mechanism**

## SystemC Phases



#### **Elaboration**

```
File: main.cpp
                                             File: adder.h
                                                                    registration
int sc_main(int, char*[]) {
                                             #include <systemc>
                                                                    of channels
  Testbench tb("tb");
                                                                     and ports
  sc_core::sc_start();
                                             SC_MODULE(Adder) {
 return 0;
                                               sc_core::sc_in<int> x;
                        calling of module
                                               sc_core::sc_in<int> y;
                          constructors
                                               sc_core::sc_in<int> s;
File: testbench.h
                                               void add();
SC_MODULE(Testbench) {
                                              ►SC_CTOR(Adder) {
  Adder uut:
                                                 SC_METHOD(add);
  SC_CTOR(Testbench)
                                                 sensitive << x << v;
  : uut("uut"), ch_x("ch_x") /* ... */ {
    SC_THREAD(stim);
                                                         registration
                                             };
    SC_METHOD(check);
                                                         of processes
    sensitive << ch s:
    uut.x(ch_x); // ...
                            connection of
                          ports and channels
};
```

#### Initialization

stim() Process

- After sc\_core::sc\_start(), simulation time is set to 0
- Every process (except sc\_cthread) is executed once
  - SC\_CTHREAD is triggered on first clock edge only
- This generates initial events to get simulation started

```
void Testbench::stim() {
  ch_x = 3; ch_y = 4;
  wait(10, sc_core::SC_NS);
  ch_x = 7; ch_y = 0;
  wait(10, sc_core::SC_NS);
  ch_x = 8; ch_y = -4;
```

wait(10, sc\_core::SC\_NS);

wait(10, sc\_core::SC\_NS);

 $ch_x = 8$ ;  $ch_v = -4$ ;

```
0 + 0 = 0 -> 0K

3 + 4 = 7 -> 0K

8 + -4 = 4 -> 0K

simulation finished
```

#### check() Process

## **Avoiding Initialization**

Call to dont\_initialize() prevents initialization.

# SC MODULE(Testbench) { // ...

**Testbench Constructor** 

```
SC_CTOR(Testbench)
: uut("uut"), ch_x("ch_x")
, ch_y("ch_y"), ch_s("ch_s")
{
  SC THREAD(stim):
  SC_METHOD(check);
  sensitive << ch s:
  dont_initialize();
  uut.x(ch_x);
  uut.y(ch_y);
  uut.s(ch_s);
```


```
3 + 4 = 7 -> 0K
8 + -4 = 4 -> 0K
simulation finished
```

#### check() Process

```
void Testbench::check() { // SC_METHOD
  std::cout << ch x << ch v
            << ch_s << std::endl;
  if (ch s != ch x + ch v)
      sc_core::sc_stop();
  else std::cout << "-> OK" << std::endl;</pre>
```

};

# Simulation Cycle / Event-Driven Simulation



## **Evaluate/Update Mechanism**

- Update of channel values takes place after evaluation of all runnable processes
- Updated values are not visible immediately

```
sc_core::sc_signal<int> s;
SC_THREAD(compute);
void compute() { // initial value s = 0
                                               Simulation output
 s = 15;
 s = s + 1;
 std::cout << s << std::endl:
 wait(sc core::SC ZERO TIME):
 std::cout << s << std::endl;
 s = s + 1:
 std::cout << s << std::endl:
 wait(10, sc_core::SC_NS);
  std::cout << s << std::endl:
```

#### **Process Evaluation Order**

 The order in which parallel processes are evaluated may influence the simulation result if communication is via shared C++ variables

std::cout << "a="<< a << "b="<< b << std::endl;

- assign\_a() evaluated before assign\_b(): Output a=7 b=7
- assign\_b() evaluated before assign\_a(): Output a=5 b=5

# **Evaluation Order Independence**

 The order in which parallel processes are evaluated does not affect the simulation result if communication is via channels

```
sc_core::sc_signal<int> a;
a.write(5);
b.write(7);
SC_METHOD( assign_a );
sensitive << clk;

void assign_a()
{
    a.write(b);
}
</pre>
void assign_b()
{
    a.write(b);
}

b.write(7);
SC_METHOD( assign_b );
sensitive << clk;

void assign_b()
{
    b.write(a);
}
</pre>
```

#### After at least one delta cycle:

```
std::cout << "a="<< a << "b="<< b << std::endl;
```

- assign\_a() evaluated before assign\_b(): Output a=7 b=5
- assign\_b() evaluated before assign\_a(): Output a=7 b=5