# System Level Design (and Modelling for Embedded Systems)

12 - Transaction Level Modelling (Part 1)

Kim Grüttner <kim.gruettner@dlr.de>
Jörg Walter <joerg.walter@offis.de>
Henning Schlender <henning.schlender@dlr.de>
Sven Mehlhop <sven.mehlhop@offis.de>


Distributed Computation and Communication, R&D Division Manufacturing OFFIS – Institute for Information Technology

Institute of Systems Engineering for Future Mobility German Aerospace Center (DLR-SE)

> Based on the slides of M. Radetzki 2005–2008 University of Stuttgart

- 9. Introduction to SystemC (Part 1)
- 10. C++ and OOM
- 11. Introduction to SystemC (Part 2)
- 12. Transaction Level Modelling (Part 1) Overview of Bus Systems and Transactions SystemC Modelling of Bus Transactions
- 13. Transaction Level Modelling (Part 2)
- 14. Software Refinement in SystemC

Models for embedded System Design



# **SystemC Modelling Levels**


- Functional View (FV)
  - Concurrent processes
  - Communication mechanisms, e.g. FIFO channels

#### Functional models

#### Architecture models

- Programmers View (PV)
  - Modelling of the (bus-based architecture with no or little (PV+T) consideration of timing aspects
- Architecture View
  - Cycle approximate (CX) modelling of bus transactions
- Verification View
  - Cycle accurate (CA) modelling of bus transactions

# **Bus Protocol at RTL (Implement.)**



# **Transaction Level Modelling**

- Modelling bus transactions as function calls instead of signal protocols
  - payload pl; sc\_time delay;
  - pl.set\_read() : read transaction
  - b\_transport(pl,delay) : perform transaction
- Higher simulation speed compared to RTL
  - no signals, no (or fewer) events
- Less modelling effort compared to RTL
  - shorter source code, less modelling detail
- Addresses the three architecture modelling views:
  - Programmers View (PV)
  - Architecture View (CX)
  - Verification View (CA)

# Aspects to be Modelled

#### Master

- can take ownership of the bus
- can initiate transactions
- e.g.: CPU is a bus master

#### Arbitration

- in case of multiple masters
- handles parallel transactions
- decides which master gets the bus

#### Transactions

- define the data transfer operations supported by the bus
  - e.g. b\_transport() performing read/write depending on payload attributes
- used (required) by masters, provided by slaves

#### Slave

- is a target of transactions
- responds to transactions
- e.g. RAM is a bus slave

#### Address decoding/mapping

- in case of multiple slaves
- decodes the bus address
- decides which slave belongs to the address

#### **Transactions**

Possible transactions are defined by the payload attributes.


```
tlm::tlm_bw_transport_if
sc interface
                           +b_tr
                                            tlm::tlm_fw_transport_if
                           SC_COI
                                  +b_transport(tlm::tlm_generic_payload &pl,
                                  sc_core::sc_time &delay)=0
```

```
class tlm_generic_payload
public:
 void set read():
 void set write():
  void set_data_ptr(unsigned char *ptr);
 void set_address(const sc_dt::uint64 addr);
};
```

#### Socket


- Provides a port and an export
- Separation in initiator and target
- Initiator initiates transactions via initiator socket

- Target recieves transaction via target socket
- Forward and backward path for non-blocking transactions



#### Master

- Masters use (require) the forward transport interface and provide (implement) backward transport interface
- Masters have a socket via which they initiate transactions



```
SC_MODULE(master)
: private tlm::tlm_bw_transport_if<>
  tlm::tlm initiator socket<>
      initiator_socket;
  void action();
  unsigned start, end;
  SC_HAS_PROCESS(master);
  master( sc_module_name
      , unsigned start_addr
      , unsigned end_addr );
  . . .
};
```

#### **Master Implementation**

#### Example:

- Master writes random data to a range of addresses
- Master reads data from the same range of addresses
- Address range is defined by constructor parameters

# Master Process: action()

```
tlm::tlm_generic_payload pl; unsigned data;
sc_core::sc_time delay = SC_ZERO_TIME;
wait(10, SC_NS);
for (unsigned toggle = 0; toggle < 2; toggle++) {</pre>
  if (toggle == 0) pl.set_write();
  else pl.set_read();
  for (unsigned addr = start: addr <= end: ++addr) {</pre>
    data = rand();
    pl.set_data_ptr(reinterpret_cast<unsigned char*>(&data));
                                      transaction via socket
    pl.set_address(addr);
    initiator_socket->b_transport(pl, delay);
    cout << name() << " transport: addr=" << addr << ", "</pre>
      << "data=" << data << ", read=" << pl.get_read()
      << " at " << sc_time_stamp() << endl;
    wait(1. SC NS):
```

# Slave (e.g.: a RAM)

Slaves use (require) the backward transport interface and provide (implement) the forward transport interface.

Slaves have a target socket via which they recieve transactions.

#### **RAM Constructor**


#### • Explicit socket:

- common modelling technique
- hides implementation detail, that module itself implements interface (could be an internal channel instead)
- multiple interfaces can be provided at the same time

### **RAM Slave Transaction Implementation**

```
void ram::b_transport( tlm::tlm_generic_payload& trans
                     , sc_core::sc_time& )
{
  unsigned& data = *reinterpret_cast<unsigned*>(trans.get_data_ptr());
  sc_dt::uint64 addr = trans.get_address();
  if (check_address(addr)) { // test for wrong address
    trans.set_response_status(tlm::TLM_ADDRESS_ERROR_RESPONSE);
   return: }
  // ... further checks on payload object
  switch ( trans.get_command() ){
    case tlm::TLM_WRITE_COMMAND:
      mem[addr] = data; break;
    case tlm::TLM_READ_COMMAND:
      data = mem[addr]; break; }
  trans.set_response_status(tlm::TLM_OK_RESPONSE);
};
```


# The Bus System



### **Simulation Output**

```
master1 write(0, 0) at 10 ns
master1 write(1, 1481765933) at 11 ns
master1 write(2, 1085377743) at 12 ns
master1 write(3, 1270216262) at 13 ns
master1 write(4, 1191391529) at 14 ns
master1 write(5, 812669700) at 15 ns
master1 write(6, 553475508) at 16 ns
master1 write (7, 445349752) at 17 ns
master1 write(8, 1344887256) at 18 ns
master1 write (9. 730417256) at 19 ns
master1 write (10, 1812158119) at 20 ns
master1 write(11, 147699711) at 21 ns
master1 write (12, 880268351) at 22 ns
master1 write(13, 1889772843) at 23 ns
master1 write(14, 686078705) at 24 ns
master1 write (15, 2105754108) at 25 ns
ram1 write(16. ): ERROR address out of
range
master1 write(16, 182546393) at 26 ns
ram1 write(17. ) : ERROR address out of
range
master1 write(17, 1949118330) at 27 ns
```

```
master1 read(0, 0) at 28 ns
master1 read(1, 1481765933) at 29 ns
master1 read(2, 1085377743) at 30 ns
master1 read(3, 1270216262) at 31 ns
master1 read(4, 1191391529) at 32 ns
master1 read(5, 812669700) at 33 ns
master1 read(6, 553475508) at 34 ns
master1 read (7, 445349752) at 35 ns
master1 read(8, 1344887256) at 36 ns
master1 read (9. 730417256) at 37 ns
master1 read(10, 1812158119) at 38 ns
master1 read(11, 147699711) at 39 ns
master1 read (12, 880268351) at 40 ns
master1 read(13, 1889772843) at 41 ns
master1 read (14, 686078705) at 42 ns
master1 read (15, 2105754108) at 43 ns
ram1 read(16. ) : ERROR address out of
range
master1 read(16, 2105754108) at 44 ns
ram1 read(17. ): ERROR address out of
range
master1 read(17, 2105754108) at 45 ns
```



#### **Convenience Sockets**

Class	Register callbacks?	Multi- ports?	b/nb conv.?	Tagged?
tlm_initiator_socket	no	yes	-	no
tlm_target_socket	no	yes	no	no
simple_initiator_socket	yes	no	-	no
simple_initiator_socket_tagged	yes	no	-	yes
simple_target_socket	yes	no	yes	no
simple_target_socket_tagged	yes	no	yes	yes
passthrough_target_socket	yes	no	no	no
passthrough_target_socket_tagged	yes	no	no	yes
multi_passthrough_initiator_socket	yes	yes	-	yes
multi_passthrough_target_socket	yes	yes	no	yes

#### Convenience Sockets Comp.


#### **TLM Target Socket Usage:**

```
struct Target: sc_module, tlm::tlm_fw_transport_if<> {
  tlm::tlm_target_socket<> socket;
  SC_CTOR(Target) : socket("socket") {
    socket.bind( *this );
  }
 virtual tlm::tlm_sync_enum nb_transport_fw(
      tlm::tlm_generic payload& trans
    , tlm::tlm_phase& phase
    , sc_core::sc_time& t)
  { ... }
  virtual void b_transport( tlm::tlm_generic_payload& trans,
                            sc_core::sc_time& delay )
  { ... }
  ... // All other methods of tlm::tlm_fw_transport_if<>
};
```

### Convenience Sockets Comp.

```
Simple Target Socket Usage:
struct Target: sc_module {
  tlm_utils::simple_target_socket<Target> socket;
  SC_CTOR(Target) : socket("socket") {
    socket.register_b_transport( this, &Target::b_transport );
  }
 virtual void b_transport( tlm::tlm_generic_payload& trans,
                            sc_core::sc_time& delay)
 { ... }
```


### **Multiple Masters and Slaves**



PV: arbitration not modelled; transactions can occur simultaneously Address decoding (memory-mapped I/O) needs to be modelled

# **Memory-Mapped IO**

- bus slaves are mapped into the bus address space
- access by transactions via the bus
- bus (address) decoder detects which slave is addressed and sends the transactions to this slave



#### modelling options:

- each slave knows its address range; each slave peeks addresses on the bus and responds when an address from its range occurs
- a decode (part of bus system) determines which slave is addressed and sends the transaction only to this slave

```
struct bus : public sc_module
  tlm_utils::multi_passthrough_target_socket <bus> target_socket;
  tlm_utils::multi_passthrough_initiator_socket<br/>
'bus' init_socket;
  SC_CTOR(bus): target_socket("target_bus_socket"),
                init socket("initiator bus socket")
     { target_socket.register_b_transport(this, &bus::b_transport;}
private:
  // implement bus if
  void b_transport( int id, tlm::tlm_generic_payload& trans,
                      sc core::sc time& delav ):
  // stuff for address decoding
  void end of elaboration():
```

};

unsigned decode(unsigned addr);
std::vector<unsigned> starts, ends;


### Reading Memory Map From File

```
void bus::end of elaboration() {
                                                       mem_map.txt
  unsigned i. slave start, slave end:
                                               slave
                                                          start
                                                                     end
  ifstream mem_map("mem_map.txt");
  unsigned slaves = init_socket.size();
                                                0
                                                          0x00
                                                                     0x0F
  starts.resize( slaves ):
                                                1
                                                          0x10
                                                                     0x1F
  ends.resize( slaves );
  while( mem_map >> dec >> i ) {
    mem_map >> hex >> slave_start >> slave_end;
    if( i >= slaves ) {
      cout << "Bus ERROR: slave number does not exist" << endl;</pre>
      sc_stop();
    } else {
      starts[i] = slave_start;
      ends[i] = slave_end;
      cout << "Bus slave " << i << " starts "
           << slave_start << " ends " << slave_end << endl;</pre>
```

# Address Decoding and Transaction Forwarding

```
void bus::b_transport(int, tlm::tlm_generic_payload &trans,
  sc_core::sc_time &delay)
{
  sc_dt::uint64 global_addr = trans.get_address();
  int slave_id = decode(global_addr);
  sc_dt::uint64 slave_addr = global_addr-starts[slave_id];
  trans.set address(slave addr):
  init_socket[slave_id]->b_transport(trans, delay);
  trans.set_address(global_addr);
                                                            starts
                                                                     ends
unsigned bus::decode(unsigned addr)
                                                            0 \times 00
                                                                     0x0F
                                                       0
 for( int i=0; i < init_socket.size(); i++ )</pre>
                                                                     0×1F
                                                            0x10
    if( (addr >= starts[i]) && (addr <= ends[i]) )
      return i:
  cout << "Bus ERROR: address " << addr
       << " not found" << endl::
 return 0:
}
```

# **Example System**



### **Example System**

```
int sc_main( int, char*[] )
{
  // instantiate system components
  master master1("master1", 0, 17);
  master master2("master2", 20, 31);
        ram1 ("ram1" , 16);
 ram
      ram2 ("ram2" , 16);
  ram
 hus
        bus1
               ("bus1"):
  // connect system interfaces
  master1.initiator_socket(bus1.target_socket);
  master2.initiator_socket(bus1.target_socket);
  bus1.init_socket(ram1.target_socket);
  bus1.init_socket(ram2.target_socket);
  sc_core::sc_start();
 return 0;
```

### **Simulation Output**

```
Bus slave O starts O ends 15
Bus slave 1 starts 16 ends 31
master1 write(0, 0) at 10 ns
master2 write (20, 1481765933) at 10 ns
master1 write(1, 1085377743) at 11 ns
master2 write (21, 1270216262) at 11 ns
master1 write(2, 1191391529) at 12 ns
master2 write(22, 812669700) at 12 ns
master1 write(3, 553475508) at 13 ns
master2 write (23, 445349752) at 13 ns
master1 write(4, 1344887256) at 14 ns
master2 write (24, 730417256) at 14 ns
master1 write(5, 1812158119) at 15 ns
master2 write (25. 147699711) at 15 ns
master1 write(6, 880268351) at 16 ns
master2 write (26, 1889772843) at 16 ns
master1 write (7, 686078705) at 17 ns
master2 write(27, 2105754108) at 17 ns
master1 write(8, 182546393) at 18 ns
master2 write (28, 1949118330) at 18 ns
```

```
master2 read(27, 2105754108) at 29 ns
master1 read(2, 1191391529) at 30 ns
master2 read(28, 1949118330) at 30 ns
master1 read(3, 553475508) at 31 ns
master2 read(29, 1979932169) at 31 ns
master1 read(4, 1344887256) at 32 ns
master2 read (30, 1873226917) at 32 ns
master1 read(5, 1812158119) at 33 ns
master2 read (31, 1486937972) at 33 ns
master1 read(6, 880268351) at 34 ns
master1 read (7. 686078705) at 35 ns
master1 read (8, 182546393) at 36 ns
master1 read(9, 220137366) at 37 ns
master1 read(10, 1089957932) at 38 ns
master1 read(11, 715669847) at 39 ns
master1 read(12, 1196032868) at 40 ns
master1 read(13, 777206980) at 41 ns
master1 read(14, 68706223) at 42 ns
master1 read(15, 1843638549) at 43 ns
master1 read (16, 212567592) at 44 ns
master1 read(17, 1883488164) at 45 ns
```

### **Timing Considerations**

#### Programmers View

- Simultaneous transactions from multiple masters
- No arbitration modelled
- Transactions take no time; no timing in bus
- System timing only if modelled in the masters/ slaves

#### Architecture View

- Only one transaction at a time
- Arbitration modelled
- Transactions time is estimated; modelled in bus
- Influence of bus conflicts on system timing modelled; additional timing aspects in the masters/slaves

add arbitration and bus timing better accurancy of the model lower simulation performance