# System Level Design (and Modelling for Embedded Systems)

11 - Introduction to SystemC (Part 2)

Kim Grüttner <kim.gruettner@dlr.de>
Jörg Walter <joerg.walter@offis.de>
Henning Schlender <henning.schlender@dlr.de>
Sven Mehlhop <sven.mehlhop@offis.de>

Distributed Computation and Communication, R&D Division Manufacturing OFFIS – Institute for Information Technology

Institute of Systems Engineering for Future Mobility German Aerospace Center (DLR-SE)

> Based on the slides of M. Radetzki 2005–2008 University of Stuttgart

- 9. Introduction to SystemC (Part f 1)
- 10. C++ and OOM
- 11. Introduction to SystemC (Part 2)
  Logic data types and their operations
  Data types for RT level bus modelling
  Integer data types and their operations
  Fixed point data types
  Interfaces, Channels and Adapters
- 12. Transaction Level Modelling (Part 1)
- 13. Transaction Level Modelling (Part 2)
- 14. Software Refinement in SystemC

# **Bit Data Types**

| Туре             | bool(C++ type)            | sc_logic                                  |
|------------------|---------------------------|---|
| Values           | false(0),<br>true(1)      | '0','1', 'X'(unknown) 'Z'(high-impedance) |
| Logic Operations | &&,  ,!,etc.<br>(see C++) | &, ,^,~                                   |
| Assignment       | = etc.(C++)               | =, &=,  =, ^=                             |
| Comparison       | ==, !=                    | ==, !=                                    |

# **Vector Data Types**

| Туре             | $sc_bv < N >$                  | $sc_lv < N >$        |
|------------------|--------------------------------|----------------------|
|                  | vector of N bool               | vector of N sc_logic |
| Values           | e.g. "01001100"                | e.g. "01XZ0011"      |
| Logic Operations | ~, &,  , ^, >>, <<             |                      |
| Assignment       | =, &=,  =, ^=                  |                      |
| Comparison       | ==,!=                          |                      |
| Selection        | [int],range(int,int),(int,int) |                      |
| Concatenation    | concat(vec),(vec,vec)          |                      |
| Arithmetic       | none                           |                      |

# **Bit-Wise Access (Examples)**

```
sc_lv<8> byte; // vector of 8 bits, numbered 7 to 0
byte = "00000000" // setting all bits 0
byte[0] = '1'; // lhs use: writing bit #0
cout << byte[0]: // rhs use: reading bit #0</pre>
cout << byte[8]; // error</pre>
cout << byte; // -> 00000001 (bit #0 is right)
cout << byte.range(0,7); // \rightarrow 10000000
cout << byte.range(3,0); // \rightarrow 0001
byte.range(6,4) = "111"; // lhs use: set bit #6, #5, #4
cout << byte; // -> 01110001
sc_lv<16> halfwd; // vector of 16 bits
halfwd = (byte, byte); // concatenating 2 bytes
(byte, byte) = "11111111100000000"; // lhs use of concat
```

# Signal Assignment from Multiple Processes

```
sc_signal<sc_logic> sig;
int var;
```

```
SC_THREAD(driver1);
void driver1()
{
   sig.write('1');
   var = 1;
}
```

```
SC_THREAD(driver2);
void driver2()
{
    sig.write('0');
    var = 0;
}
```


- The order of evaluating processes that are runnable in the same delta cycle is not defined in SystemC (can driver1 first or driver2 first).
- The resulting value in sig, var depends on the evaluation order and is therefore non-deterministic.


# **Resolved Signals for Bus Modelling**


```
sc_signal_resolved sig_bit; _______0
sc_signal_rv<32> sig_vec; _______0...0X
```

```
SC_THREAD(driver1);
void driver1()
{
    sig_bit.write('1');
    sig_vec.write(1);
}
```

```
SC_THREAD(driver2);
void driver2()
{
    sig_bit.write('0');
    sig_vec.write(0);
}
```







### Resolution Table

- Resolution is performed bit by bit
- for each bit, resulting value is determined by table lookup
- More than 2 drivers
  - → repeated table lookup with intermediate result

|   | 0 | 1 | Χ | Z |
|---|---|---|---|---|
| 0 | 0 | Χ | Χ | 0 |
| 1 | Χ | 1 | Χ | 1 |
| X | Χ | Χ | Χ | Χ |
| Z | 0 | 1 | Χ | Z |

# **Arithmetic Data Types**

|                   | $sc_int < N >$                      | $sc\_uint < N >$      |
|-------------------|-------------------------------------|-----------------------|
| Туре              | vector of sign and                  | vector of $N \leq 64$ |
|                   | $N-1 \leq 63$ binary digits         | binary digits         |
| Values            | signed 2's compl.                   | unsigned              |
| Logic Operations  | same as logic data types            |                       |
| Arithmetic Ops    | +, -, *, /, %, ++,                  |                       |
| Assignment        | =, &=,  =, <del>^</del> , +=, -=, * | ·=, /=, %=            |
| Comparison        | ==,!=,>,<,<=,>=                     |                       |
| Selection, Concat | same as logic data types            |                       |

Note: can mix sc\_int, sc\_uint with C++ integer data types e.g.: sc int + int is possible

# **Arbitrary Precision Arithmetics**

|            | sc_ <b>big</b> int <n></n> | sc_ <b>big</b> uint <n></n> |
|------------|----------------------------|-----------------------------|
| Type       | vector of sign and         | vector of $N$               |
|            | ${\it N}-1$ binary digits  | binary digits               |
| Values     | signed 2's compl.          | unsigned                    |
| Operations | same as sc_int, sc_uint    |                             |

### Notes:

- can mix sc\_bigint, sc\_biguint with sc\_int, sc\_uint and C++ integer data types
- precision is 64 if no big data type is involved in an expression
- precision is arbitrary if big data type involved

### Literals

Values of SystemC vector types can be written as:

```
sc_lv<8> byte;
bitstrings
                       byte = "10101010";
                       byte = "1010XXXX";

    binary string

                       byte = "0b10101010";

    decimal string

                       byte = "0d170";

    hex string

                       byte = "0xAA"; // what if "0X11"?


    C++ number

                       byte = 170;
                       bvte = 0xAA:
```


# **Fixed Point Data Types**

| Туре              | sc_fixed<>   | sc_ufixed<> |
|-------------------|--|-------------|
| Values            | signed 2's compl.  | unsigned    |
|                   | wl: total number of bits (word length) iwl: bits before .(integer word length) q_mode: quantization mode |             |
|                   |  |             |
| Parameters        |  |             |
|                   | o_mode: overflow mode, e.g. saturated  |             |
|                   | n_bits: (related to saturation)  |             |
| Arithmetic Ops    | +, -, *, /, >>, <<, ++, -  |             |
| Assignment        | =, +=, -=, *=, /=  |             |
| Comparison        | ==,!=,>,<,<=,>=  |             |
| Selection, Concat | same as logic data types   |             |

# **SystemC Communication Concept**



# **SystemC Communication Concept**



### **Classification of Channels**

### **Minimal Channel**

- implements ≥ 1 interface(s)
- is-a sc interface

#### **Hierarchical Channel**

- implements ≥ 1 interface(s)
- is-a sc\_module
- can use module features
- has own process (is active)


User-defined channels are often hierarchical channels

#### **Primitive Channel**


- implements ≥ 1 interface(s)
- is-a sc\_prim\_channel
- can use SystemC update phase
- has no process (is passive)

SystemC built-in channels are primitive channels

# SystemC Interfaces (e.g.:FIFO)



# SystemC Interfaces (e.g.:FIFO)



# C++ Code Excerpts

```
File: sc_fifo_ifs.h

template<class T>
class sc_fifo_nonblocking_in_if
:virtual public sc_interface
{
...
};
avoids inheritance of
multiple copies of things
from sc_interface
```

```
File: sc_fifo.h

template<class T>
class sc_fifo
:public sc_fifo_in_if<T>
,public sc_fifo_out_if<T>
,public sc_prim_channel
{
...
sc_fifo_is-a
primitive channel
};
```

# **SystemC Ports**

### General port declaration

sc\_port<my\_interface,2>my\_port;

```
File: sc_port.h

template<class IF, int N = 1>
class sc_port
...

Maximum number of channels that can be connected to the port (default here: 1)


Interface of the channel to which the port shall be bound
```

### using pre-defined specialized port


sc\_fifo\_in<int> my\_port;

```
File: sc_fifo_ports.h
template<class T>
class sc_fifo_in
:public
    sc_port<sc_fifo_in_if<T>,0>
    {...}:
template<class T>
class sc fifo out
:public
    sc_port<sc_fifo_out_if<T>,0>
    {...}:
```


# **Putting It All Together**



# Other SystemC Channels / Ports




### **Interface Adapters**



An adapter enables connection between different interfaces

An adapter that translates between a signal interface and a more abstract interface is called a transactor.

# **Interface Adapters**



### The adapter

- implements an interface to connect to a port
- has port(s) to connect to the other interface

```
template<class T>
class Adapter
                                Adapter is a
: public sc_module _
 public sc_fifo_in_if<T> hierarchical channel.
public:
  // implement sc_fifo_in_if
 T read():
 void read(T&);
  bool nb_read(T&);
  int num_available();
  sc_event& data_written_event();
  // ports to connect to other side
  sc_in<T>
               data:
  sc_in<bool> ack;
  sc_out<bool> req;
};
```


# **Method Implementation**

```
template<class T>
T Adapter<T>::read()
{
   req.write(true);
   wait( ack.posedge_event() );
   req.write(false);
   return data.read();
}
```

translate call to sc\_fifo\_if::read() into call(s) of the interface on the other side

```
template<class T>
int Adapter<T>::num_available()
{
   return 0;
}
```

dummy implementation of sc\_fifo\_if methods that are not needed or that cannot be meaningfully implemented



connection/binding: m.p( a.e ) alternative syntax:
 m.p.bind( a.e )


Note: sc\_modules other than adapters may have exports, too.

# **Exporting an Interface**

```
sc fifo in if
         data
         req
         ack
 sc_export
in constructor:
e(*this)
or:
e.bind(*this)
```


```
template<class T>
class Adapter
                               Adapter is a
: public sc_module _
, public sc_fifo_in_if<T> hierarchical channel
public:
                               need white-
  // implement sc_fifo_in_if
 T read();
                                space here
  // export the interface
  sc_export<sc_fifo_in_if<T> //> e;
  // ports to connect to other side
  sc_in<T>
               data:
  sc in<bool> ack:
  sc_out<bool> req;
};
```

# **Exporting Internal Channels**



```
template<class T>
class Module
: public sc_module
public:
 sc_fifo fifo1;
 sc_fifo fifo2;
 // export the interface
 sc_export<sc_fifo_in_if<T> > e1;
 sc_export<sc_fifo_in_if<T> > e2;
 SC_CTOR(Module)
                    sc module can have
   e1( fifo1 );
                     only one interface
   e2(fifo2);
                     of the same kind.
                       but multiple
};
                      exports of the
                      same interface
```

### **Hierarchical Connections**



#### Ports can be bound to


- ports at higher hierarchy level
- channels
- exports at same hierarchy level

### Exports can be bound to

- exports at lower hierarchy level
- channels


### m:1, 1:n Connections

- up to now: 1:1 (1 port with 1 channel or 1 export)
- m:1 m ports connected to same channel / export



channel must take care of access arbitration

1:n - n channels / exports connected to same multi-port



multiport is like an array

p[0] - access to one connected channel

 $p[\ensuremath{\mathtt{1}}]$  - access to other connected channels

p.size() - number of connected channels