


# Waveform Generator implemented in FPGA using PWM DAC

Stefano Paracchino

Follow-up of **Digital Electronics** course



## 1 PWM DAC

- Working Principle
- Implementation


## 2 Waveform

- Implementation
- Final Project

## Bill of materials:


- Artix-7 FPGA on Digilent Arty Evaluation Board
- IDE Xilinx Vivado (HDL, simulation, Syn & PnR, bitstream & download )
- Rs and Cs
- Oscilloscope (if you need debugging!)

Pulse Width Modulation is a simple Digital to Analog Converter based on a square wave of some **duty cycle** ( $d$ )



The Fourier Series (Transform) has a frequency zero term directly proportional to  $d$


Therefore it is straightforward to get the only direct voltage value using a RC analog filter which cuts off the high frequency components



In this project there is a passive RC with  
 $C = 1nF$  and  $R = 45k\Omega \rightarrow f_c \approx 35kHz$

It is easy to generate a square wave of a defined duty cycle with Behavioral VHDL :

- ( $g\_max$ )-module counter ( $s\_count$ )
- $i\_duty$  comparator



In the present example firmware ( $g\_max$ ) is set to 100  
 $\rightarrow T_{pwm} = 100 \cdot T_{clk} = 1000ns \rightarrow 1MHz$

Once you get a single analog value (between 0 and 3.3 V), the next step is varying this value (so  $d$ ) in order to obtain a generic waveform. A crucial question arises:

- Q1) How many different values can you get?

- A1) Just  $g\_max + 1$  because we ( $d$ ) are in a discrete world

Now, let's suppose you want to build a triangle waveform. You are then supposed to vary the voltage value from minimum to maximum and then again to minimum. It is a **staircase** with  $i\_T$  time step. The question now is :


- Q2) How much is  $i\_T$  supposed to be to obtain a period  $T_w$  of the wave?

- A2)  $T_w = 2 \cdot i\_T \cdot g\_max \cdot T_{clk}[ns]$

Conclusion: tradeoff between Q1 and Q2, namely between the **resolution** and the **maximum frequency** reachable

## Example

$$T_w = 2 \cdot i\_T \cdot g\_max \cdot T_{clk} = 2 \cdot i\_T \cdot T_{pwm} [ns]$$



$$T_w = 2 \cdot 6250 \cdot 1000 = 12500000[ns] \rightarrow 80Hz$$


note1: 7 is the integer value of the code selected by the user through the switches to set a frequency

note2: the frequencies available in this example firmware are low...




## VHDL details:

$s\_pilot$  is the binary value of  $d$ , it is varied using the counter  $s\_counter$  which is compared to  $i_T$ .  
Finally a flag tells to  $s\_pilot$  if it must increase or decrease.




In order to obtain a Sine wave it is necessary to "modify" the Triangle wave.

$s\_pilot$  is not anymore the duty value but it is the the address of a ROM containing the duty values ( $s\_fun$ ) of a Sine.



VHDL project has a typical *top-to-down* organization. Elementary blocks with simple tasks are instantiated and conveniently "wired" together in an a hierarchical structure to obtain a



- ▼ **Func\_Gen\_PWM**(Behavioral) (Func\_Gen\_PWM.vhd) (3)
  - ▼ mymux : MUX\_freq(Behavioral) (MUX\_freq.vhd)
- ▼ triangle1 : Triangle\_Gen(Behavioral) (Triangle\_Gen.vhd) (1)
  - ▼ o\_sig1 : PWM\_gen(Behavioral) (PWM\_gen.vhd)
- ▼ sine1 : Sine\_Gen(Behavioral) (Sine\_Gen.vhd) (1)
  - ▼ o\_sig0 : PWM\_gen(Behavioral) (PWM\_gen.vhd)