S.Paracchino

PWM DA

Principle
Implementatio

Naveforr

Final Project

Waveform Generator implemented in FPGA using PWM DAC

Stefano Paracchino

Follow-up of Digital Electronics course



S.Paracchino

PWM DAG

Working Principle Implementation

Implementation Final Project

1 PWM DAC

- Working Principle
- Implementation

- 2 Waveform
 - Implementation
 - Final Project

PWM DAG

Principle Implementation

Implementation Final Project

Bill of materials:

- Artix-7 FPGA on Digilent Arty Evaluation Board
- IDE Xilinx Vivado (HDL, simulation, Syn & PnR, bitstream & download)
- Rs and Cs
- Oscilloscope (if you need debugging!)


S.Paracchine

PWM DAC

Working Principle Implementatio

Implementation Final Project

Pulse Width Modulation is a simple Digital to Analog Converter based on a square wave of some duty cycle (d)



The Fourier Series (Transform) has a frequency zero term directly proportional to d

S.Paracchino


PWM DAC Working

Principle Implementat

Waveform

Implementation

Therefore it is straightforward to get the only direct voltage value using a RC analog filter which cuts off the high frequency components



In this project there is a passive RC with C=1nF and $R=45k\Omega \rightarrow f_c \approx 35kHz$

S.Paracchin


PWM DA

Principle Implementation

Waveform

It is easy to generate a square wave of a defined duty cycle with Behavioral VHDL :

- (g_max)-module counter (s_count)
- *i_duty* comparator



In the present example firmware (g_max) is set to 100

$$ightarrow T_{pwm} = 100 \cdot T_{c/k} = 1000$$
ns $ightarrow 1$ MHz

S.Paracchine

PWM DAC

Principle Implementatio

Implementation Final Project Once you get a single analog value (between 0 and 3.3 V), the next step is varying this value (so d) in order to obtain a generic waveform. A crucial question arises:

- Q1) How many different values can you get?
- A1) Just $g_max + 1$ because we (d) are in a discrete world

Now, let's suppose you want to build a triangle waveform. You are then supposed to vary the voltage value from minimum to maximum and then again to minimum. It is a **staircase** with i_T time step. The question now is :

- **Q**2) How much is i_T supposed to be to obtain a period T_w of the wave?
- A2) $T_w = 2 \cdot i_T T \cdot g_{max} \cdot T_{clk}[ns]$

Conclusion: tradeoff between Q1 and Q2, namely between the **resolution** and the **maximum frequency** reachable

S.Paracchino


PWM DAG

Principle Impleme

Waveform
Implementation
Final Project

Example

$$T_w = 2 \cdot i_T T \cdot g_{max} \cdot T_{clk} = 2 \cdot i_T T \cdot T_{pwm}$$
 [ns]



$$T_w = 2 \cdot 6250 \cdot 1000 = 12500000[ns] \rightarrow 80Hz$$

note1: 7 is the integer value of the code selected by the user through the switches to set a frequency

note2: the frequencies available in this example firmware are low...



S.Paracchine

Working

Principle
Implementation

Waveform Implementation Final Project

VHDL details:

 s_pilot is the binary value of d, it is varied using the counter $s_counter$ which is compared to i_T .

Finally a flag tells to s_pilot if it must increase or decrease.



S.Paracchino

PVVM DA

Working Principle Implementatio

Implementation Final Project In order to obtain a Sine wave it is necessary to "modify" the Triangle wave.

 s_pilot is not anymore the duty value but it is the the address of a ROM containing the duty values (s_fun) of a Sine.




S.Paracchine

PWM DAC

Principle Implementation

Implementatio Final Project VHDL project has a typical *top-to-down* organization. Elementary blocks with simple tasks are instantiated and conveniently "wired" together in an a hierarchical structure to obtain a



- ✓ ₩. Func_Gen_PWM(Behavioral) (Func_Gen_PWM.vhd) (3)
 - mymux: MUX_freq(Behavioral) (MUX_freq.vhd)
 - will triangle1 : Triangle_Gen(Behavioral) (Triangle_Gen.vhd) (1)
 - o_sig1 : PWM_gen(Behavioral) (PWM_gen.vhd)
 - ∨ M sinel: Sine Gen(Behavioral) (Sine Gen.vhd) (1)
 - o_sig0 : PWM_gen(Behavioral) (PWM_gen.vhd)