
PHYSICAL CELLS - DESIGN FOR MANUFACTURABILITY

no logic function, (no input), added to improve yield

TIE CELLS

- connect the gate to either Upp / GND · Purpose:
- · VDD may spike due to ESD · Problem
 - · these spikes could destroy the thin gate oxide
- o solution don't connect gate directly to VDD/GND but have a Tie Cell

in between that filters the signal



$$V_g = V_d \longrightarrow V_{gs} = V_{Ds} \longrightarrow V_{Ds} > V_{gs} - V_{t}$$

- · NMOS is always in saturation (ON) region
- · PMOs is alway is saturation (ON) region
- * CMOS gate always connected to VDD OMS gate always connected to Vss/GND

TAP CELLS / WELL TAP


Purpose: prevent short between Voo to Vss due to latch up issue


Problem: • PNP (PMOS) and NPN (NMOS) junctions are formed which behave like parastic transistors

- · if both are ON, than current flows directly from VDD to GND, likely destroying the transistor
- o this happen if either IN and OUT > VDD or IN and OUT < $V_{\rm SS}$

Solution: • prevent voltage build up by reducing resistance of Nwell (PMOS) and Psubstide

increase current porth via Tap Cells





END CAP CELLS | BOUNDARY CELLS


end cap cells ensure continuity of diffusion regions, wells or metal densities

· implantation ·

Problems • standard cells may have open diffusion regions (source ldrain regions) that may be floating at the edges \rightarrow leakage

- o processes like CMP require uniform densities (proportion of diffusion layer coverage per area) (also min/max density constraints must be met)
- . routing of metal at the edge may have unintended parasitic effects
- · uncapped edges introduce parasitics (CIR) that affect signal integrity

Solution: add a end cap cell to both ends of a cell row and around blocks



Random Number Expansion

Data Integrity: Checksum / Error Detection

512 bit not enough: Post Quantum Crypolography

LEF Geometry, Placement rules - NDR

11B Timing, Vollage, Resistance