

Embedded System Design for Machine Learning


Lab: Vectorized Multiply

Contributors:

Wolfgang Ecker,

Sathya Ashok,

Sebastian Prebeck






What we will cover

- Lab Description
- VHDL Primer
- Vivado Introduction









```
entity multiplier is
  port(
    A : in bit_vector( 7 downto 0);
    B : in bit_vector( 7 downto 0);
    S : in bit;
    V : in bit;
    Y : out bit_vector( 15 downto 0)
    );
end multiplier;
```



Spec

signed (s)	Vectored (v)	Function
0	0	Y = UNSIGNED(A) * UNSIGNED(B)
0	1	Y = UNSIGNED(A[74]) * UNSIGNED(B[74]) & UNSIGNED(A[30]) * UNSIGNED(B[30])
1	0	Y = SIGNED(A) * SIGNED(B)
1	1	Y = SIGNED(A[74]) * SIGNED(B[74]) & SIGNED(A[30]) * SIGNED(B[30])



```
library ieee;
use ieee.mumeric bit.all;
architecture behavioral of multiplier is
begin
   Y <= bit vector(unsigned(A) * unsigned(B))
           when s = 0 \cdot AND v = 0 \cdot else
       bit vector( signed(A) * signed(B) )
           when s = 1  AND v = 0  else
       bit vector (unsigned (A (7 downto 4)) * unsigned (B (7 downto 4)) ) &
       bit vector(unsigned(A(3 downto 0)) * unsigned(B(3 downto 0)))
           when s = 0 AND v = 1 else
       bit vector( signed(A(7 downto 4)) * signed(B(7 downto 4)) ) &
       bit vector( signed(A(3 downto 0)) * signed(B(3 downto 0)));
end behavioral;
```




Architectural Aspects

- 1. Build an array multiplier (no booth encoding, no tree structure)
 - 1. Compute partial products by bit x bit or bit x bit_vector multiplication
 - 2. Use RCA or CSA (carry save/carry propagate) adders
- Extend the adder to do be able to consider the sign-bit (two's complement) properly
- Introduce vectorization
 - Split and connect the adders in a way so that they add the appropriate partial producs
 - Multiplex the adder outputs



Lab Submission

- Provide your results in ASCII only, i.e. just provide the VHDL code of the design and the testbench. Testbench and RTL Multiplier in two different files.
- 2. The points are given as follows
 - simple multiplier that multiplies two unsigned 8-bit numbers (10P)
 - multiplier that can either multiply signed and unsigned (5P)
 - multiplier that supports vectorized/non-vectorized (5P)
 - code style / following best practices (5P)
 - meaningful testbench provided (5P)





only concurrent signal assignments

-- VHDL

```
A3 A2 A1 A0

& & & & B0

P0_3 P0_2 P0_1 P0_0
```

```
-- VHDL
P0_3 <= B0 AND A3;
P0_2 <= B0 AND A2;
P0_1 <= B0 AND A1;
P0_0 <= B0 and A0;
```

```
-- VHDL
for i in 3 downto 0 generate
  PO(i) <= B(0) AND A(i);
end generate;</pre>
```



```
-- VHDL with generate
for i in 3 downto 0 generate
   PO(i) \le B(0) AND A(i);
   P1(i) \le B(1) AND A(i);
   P2(i) \le B(2) AND A(i);
   P3(i) \le B(3) AND A(i);
end generate;
```

```
-- VHDL with conditional signal
      assignment
   P0 \le B when A(i) = '1' else
         "0000";
```


```
type Ptype is
   array(integer range 3 downto 0,
          integer range 3 downto 0)
      of bit;
signal P : Ptype;
for j in 3 downto 0 generate
   for i in 3 downto 0 generate
       P(j,i) \leq B(0) AND A(i);
      P(j,i) \le B(1) \text{ AND } A(i);
      P(j,i) \leq B(2) AND A(i);
         Not supported by all synthesis tools
       P(j,i) \le B(3) \text{ AND } A(i);
   end generate;
end generate;
```



```
type Ptype is
   array(integer range 3 downto 0,
         integer range 3 downto 0)
      of bit;
signal P : Ptype;
for j in 3 downto 0 generate
   for i in 3 downto 0 generate
            Not supported by all synthesis tools
      P(j,i) \leq B(j) AND A(i);
end generate;
end generate;
```


```
signal P :
   bit vector(15 downto 0);
for j in 3 downto 0 generate
   for i in 3 downto 0 generate
      P(j*4+i) \le B(j) AND A(i):
            2D array to 1D vector mapping
end generate;
end generate;
```








```
Y(0) \le A(0) AND B(0);
A1 \leq '0' & A( 7 downto 1) when B(0) = '1' else "00000000";
B1 \le A when B(1) = '1' else "00000000";
X1: entity work.adder(dataflow) port map(A1, B1, S1, C1);
Y(1) \le S1(0);
A2 <= C1 \& S1(7 downto 1);
B2 <= A when B(2) = '1' else "00000000";
X2: entity work.adder(dataflow) port map(A2, B2, S2, C2);
Y(2) \le S2(0);
A7 <= C6\& S6(7 downto 1);
B7 \le A \text{ when } B(7) = '1' \text{ else "00000000"};
                                                         Already 8 bit solution
X7: entity work.adder(dataflow) port map(A7, B7, S7, C7);
Y(14 \text{ downto } 7) <= S7;
Y(15) <= C7;
```



```
entity adder is
   port(
       A, B : in bit_vector(7 downto 0);
       Y : out bit_vector(7 downto 0);
       CO : out bit);
end adder;
```



only use gates and mux



```
architecture dataflow of adder is
   signal a and b, a xor b, abc, c:
      bit vector(7 downto 0 );
begin
   q1:for i in 0 to 7 generate
      a and b(i) \le a(i) AND b(i);
      a xor b(i) \le a(i) XOR b(i);
      q2:if i = 0 generate -- half adder
         y(i) \le a xor b(i);
         c(i) \le a and b(i);
      end generate;
      q3:if i /= 0 generate -- full adder
         abc(i) \le c(i-1) AND a xor b(i);
         y(i) \le c(i-1) XOR a xor b(i);
         c(i) \le a and b(i) OR abc(I);
      end generate;
   end generate;
   CO <= c(7);
end dataflow;
```

```
entity multipliers test is end multipliers test;
architecture Behavioral of multipliers test is
   signal A, B : bit vector( 7 downto 0);
   signal S, V : bit;
   signal Y1, Y2 : bit vector( 15 downto 0);
begin
  process
  begin
     S <= '0'; V <= '0';
     for AI in 0 to 2**8-1 loop
        A <= bit vector( to unsigned( AI, 8 ) );
        for BI in 0 to 2**8-1 loop
           B <= bit vector( to unsigned( BI, 8 ) );</pre>
           wait for 1 ns;
           assert Y1 = Y2;
        end loop;
     end loop;
     wait;
   end process;
   UUT1: entity work.multiplier(behavioral) port map(A,B,S,V,Y1);
   UUT2: entity work.multiplier(dataflow) port map(A,B,S,V,Y2);
end Behavioral;
```





What we will cover

- Lab Description
- VHDL Primer
- Vivado Introduction



VHDL Dataflow

VHDL Concurrent Statement

```
targetSignal <= expression;</pre>
```

- Expression can include the boolean operators
 - AND, NAND, OR, NOR, XOR, NXOR, NOT
 - NAND and NOR are only binary operators, NOT is only unary operator
 - The operators are defined amongs others for bit and bit_vectors of the same size
 - There is also a conditional signal assignment



To support arithmetic operations on std_logic and bit, two additional standard VHDL packages exist:

IEEE.numeric_std and IEEE.numeric_bit

They define types SIGNED and UNSIGNED as array of bit and std_logic Operators:

```
ABS, '-'

SIGNED $ SIGNED

'+','-','*','/'

UNSIGNED, UNSIGNED $ UNSIGNED SIGNED, SIGNED $ SIGNED

rem, mod

UNSIGNED, NATURAL $ UNSIGNED NATURAL, UNSIGNED $ UNSIGNED

INTEGER, SIGNED $ SIGNED SIGNED, INTEGER $ SIGNED

'<','>','<=','>='

UNSIGNED, UNSIGNED $ BOOLEAN

SIGNED, SIGNED $ BOOLEAN

'=','/='

UNSIGNED, NATURAL $ BOOLEAN

INTEGER, SIGNED $ BOOLEAN

SIGNED, INTEGER $ BOOLEAN

INTEGER, SIGNED $ BOOLEAN

SIGNED, INTEGER $ BOOLEAN

OUNSIGNED $ UNSIGNED

SIGNED $ SIGNED

SIGNED $ SIGNED

SIGNED $ SIGNED

SIGNED $ SIGNED

SIGNED $ SIGNED $ SIGNED

SIGNED $ SIGNED $ SIGNED

SIGNED $ SIGNED $ SIGNED $ SIGNED $ SIGNED

SIGNED $ SIGNED
```



Functions:

shift left, shift right SIGNED, NATURAL → SIGNED rotate left, rotate right

UNSIGNED, NATURAL \rightarrow SIGNED

UNSIGNED, NATURAL → UNSIGNED SIGNED, NATURAL → SIGNED resize

to integer

UNSIGNED → NATURAL SIGNED → INTEGER

to unsigned to signed

NATURAL, NATURAL ightarrow UNSIGNED INTEGER, NATURAL \rightarrow SIGNED

Special Functions (bit or std_logic based only):

rising edge, falling edge BIT → BOOLEAN

std match

STD ULOGIC, STD ULOGIC → BOOLEAN

SIGNED, SIGNED \rightarrow BOOLEAN UNSIGNED, UNSIGNED \rightarrow

BOOLEAN

STD LOGIC VECTOR, STD LOGIC VECTOR \rightarrow BOOLEAN STD ULOGIC VECTOR, STD ULOGIC VECTOR → BOOLEAN

to 01

UNSIGNED, STD LOGIC → UNSIGNED

SIGNED, STD LOGIC → SIGNED



Package header, with declaration of signed and unsigned

```
package numeric_bit is
   type SIGNED is array( natural range <> ) of bit;
   type UNSIGNED is array( natural range <> ) of bit;
   --implementations
   function "+"(a: SIGNED; b: UNSIGNED) return SIGNED;
end numeric_bit;

Make Package visible

library IEEE;
use IEEE.numeric_bit.all;
```

Use operators via casting

```
variable UA4 : UNSIGNED(3 downto 0) := "0100"; -- decimal 4
variable BV4 : bit_vector(3 downto 0) := "1000"; -- decimal 8
begin
assert UA4 + UNSIGNED(BV4) = UNSIGNED'("1100")
```


(infineon TIT


What we will cover

- Lab Description
- VHDL Primer
- Vivado Introduction




Projekt->neu








Specify Project Name and Direction






Tick RTL-project

Tick "do not specify sources" (important)




Choose xc7a100tcsg324-1
Isn't important which one
because we are not working
with an external board








Finish creating a new project





Add Sources






Add Sources		>
VIVADO.	Add Sources This guides you through the process of adding and creating sources for your project	
	Add or create constraints	
	Add or create design sources	
	Add or create simulation sources	
XILINX.		
?	< Back Next > Finish Cance	




Create File

File type:VHDL Filename: NOR2 Specify file location







Define Modules
Possible in/outputs



Created design sources Open by clicking on the source

Can now be changed







```
entity NOR2 is
   generic( Tr: Time := 0.5 ns;
            Tf: Time := 0.7 \text{ns});
   port( A, B : in Bit;
         Y : out Bit );
end NOR2;
architecture timed dataflow
   of NOR2 is
begin
   Y <= '1' after Tr
            when (A OR B) = `0` else
         '0' after Tf;
end timed dataflow;
```



Not that old VHDL style

```
entity NOR2TEST is
end NOR2TEST;
architecture TB of NOR2TEST is
signal A, B, Y : bit;
begin
UUT: entity WORK.NOR2
        generic map( 0.6 ns, 0.8 ns)
        port map( A,B,Y);
STIM: process
    begin -- enumertage pattern
       wait for 5 ns; A <= '1';
       wait for 2 ns; B <= '1';
       wait for 3 ns; A <= '0';
       wait;
    end process;
end TB;
```

```
STIM: process

begin -- generate pattern

for AP in bit'('0') to bit'('1') loop

for BP in bit'('0') to bit'('1') loop

A <= AP; B <= BP;

wait for 10 ns;

end loop;
end loop;
wait;
end process;
```




Very old VHDL style – not recommended

```
entity NOR2TEST is
end NOR2TEST;
architecture TB of NOR2TEST is
   component NOR2
      generic( Tr: Time;
               Tf: Time );
      port( A, B : in Bit;
            Y : out Bit );
   end component;
   signal A,B,Y : bit;
begin
UUT: NOR2 generic map( 0.6 ns, 0.8 ns)
          port map( A, B, Y);
A <= '1' after 5 ns, '0' after 10 ns;
B <= '1' after 7 ns;
end TB;
```

```
configuration NOR2TESTCONF of
  NOR2TEST -- Top Level Entity
is
for TB -- Architecture of TLE
   for -- Instantiated Component
      UUT: NOR2
         use -- Bound Entity
           entity WORK.NOR2
             -- Bound Arch.
             ( TIMED DATAFLOW );
   end for;
end for:
end NOR2TESTCONF;
```

Run behavioral simulation



```
Project Summary × NOR2.vhd * ×
C:/Users/steph/Documents/VHDL/Aufgaben/NOR2/NOR2.srcs/sources_1/new/NOR2.vhd
1 entity NOR2 is
        generic( Tr: Time := 0.5 ns;
               Tf: Time := 0.7ns );
       port( A. B : in Bit:
                         Y : out Bit );
    end NOR2;
8
    architecture timed dataflow
10
        of NOR2 is
    begin
12
       Y <= '1' after Tr
13
                 when (A OR B) = '0' else
14
            '0' after Tf;
15 end timed_dataflow;
   SIMULATION
     Run Simulation
                      Run Behavioral Simulation

✓ RTL ANALYSIS

                      Run Post-Synthesis Functional Simulation

    Open Elabor

                      Run Post-Synthesis Timing Simulation
      Report M
        Report D
     Schematic
```

Check if the wave forms are feasible

