

TLV320ADCx140 Power Consumption Summary

ABSTRACT

This application report details the power consumption of TLV320ADCx140 devices across various usage scenarios.

Contents Introduction 2 3 4 Digital Microphone Power Consumption 8 List of Tables 1 2 3

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

Power consumption on TLV320AlCx140 devices is highly dependent on the usage scenario and features enabled on these devices. The following tables summarize the power consumption based on the following:

- Supply voltage
- Sampling Frequency (FS)
- · Number of channels
- DRE enabled or disabled
- Decimation filter options
- Bit clock (BCLK) to Frame sync (FSYNC) ratio
- PLL enabled or disabled
- Converted word length

The tables report the average active current consumed on the Analog Supply, AVDD. This supply includes all the internal analog and digital circuits, but excludes the current consumed by the I/O pins due to its application dependencies. I/O power is dependent upon the following:

- Load capacitance of the system bus interface
- Data output clock rate
- Data conversion output activity
- Bus interface pullups or pulldowns
- Frequency of ADC commands sent by microprocessor



2 Slave Mode Power Consumption with PLL Enabled

Table 1 describes the typical current consumption of the TLV320ADCx140 when the PLL is enabled with AVDD set to 1.8 V and 3.3 V. The PLL is enabled by:

- Setting the bitfield PLL_PDZ in the PWR_CFG register
- Applying a FSYNC and BCLK with the desired sampling rate and BCLK to FSYNC ratio

In this table, when the DRE was enabled, the DRE threshold was set to -36 dB. The current consumption measurements had the Biquad Filters disabled.

Table 1. Typical Current Consumption (PLL Enabled)

SAMPLING FREQUENCY (kHz)	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
	1			32	32	7.75	7.34
8	2	Disabled	Linear Phase	48		11.27	10.60
0	3	Disabled	96	96	24	15.37	14.41
	4			96		19.29	18.06
	1		Linear Phase	24		7.92	7.51
	'		Low Latency	24		7.87	7.46
	2		Linear Phase	48		11.64	10.96
	2	Disabled	Low Latency	40		11.58	10.90
	3	Disabled	Linear Phase			15.84	14.89
	3		Low Latency	96		15.78	14.81
	4		Linear Phase	90	24	19.93	18.70
16	4		Low Latency			19.84	18.61
10			Linear Phase	24	24	8.25	7.83
	1	_	Low Latency	- 24		8.20	7.79
	2		Linear Phase	48		12.28	11.61
	2	Enabled	Low Latency	40		12.21	11.54
	3	Enabled	Linear Phase			16.77	15.83
	3		Low Latency	96		16.70	15.75
	4		Linear Phase	90		21.40	20.18
	4		Low Latency			21.32	20.10
	1		Linear Phase	- 24		7.96	7.55
	ı		Low Latency	24		8.14	7.73
	2		Linear Phase	48		11.62	10.95
	2	Disabled	Low Latency	40		12.00	11.32
	3	Disabled	Linear Phase			15.80	14.84
	3		Low Latency	96		16.34	15.40
	4		Linear Phase	90		19.85	18.62
24	4		Low Latency		24	20.59	19.36
24	1		Linear Phase	24	24	8.35	7.94
	ı		Low Latency	24		8.53	8.12
	2		Linear Phase	40		12.47	11.81
	2	Enabled	Low Latency	48		12.85	12.19
	3	Ellabled	Linear Phase			17.19	16.24
	3		Low Latency	96		17.73	16.78
	4		Linear Phase	90		21.56	20.35
	4		Low Latency			22.29	21.08



Table 1. Typical Current Consumption (PLL Enabled) (continued)

SAMPLING FREQUENCY (kHz)	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
	1		Linear Phase	24		8.12	7.72
	'		Low Latency	24		8.14	7.73
	2		Linear Phase	48		11.89	11.21
	2		Low Latency	40		11.91	11.24
	3	Disabled	Linear Phase			16.17	15.22
	3		Low Latency	96		16.20	15.26
	4		Linear Phase	90		20.31	19.09
32	4		Low Latency		24	20.37	19.15
32	1		Linear Phase	24	24	8.58	8.18
	ı		Low Latency	24		8.59	8.19
	2		Linear Phase	48		12.88	12.21
	2	Enabled	Low Latency	40		12.90	12.24
	3	Lilableu	Linear Phase			17.74	16.80
	3		Low Latency	96		17.78	16.84
	4		Linear Phase	90		22.28	21.07
4		Low Latency			22.34	21.12	
1	1		Linear Phase	24		8.47	8.06
	'		Low Latency	24		8.36	7.95
	2	- Disabled	Linear Phase	48		12.44	11.77
	2		Low Latency	40		12.23	11.55
	3	Disabled	Linear Phase			16.97	16.00
	3		Low Latency	96		16.65	15.68
	4		Linear Phase	-		21.56	20.33
48	4		Low Latency		24	21.14	19.91
40	1		Linear Phase	24	24	9.06	8.65
			Low Latency			8.95	8.55
	2		Linear Phase	48		13.96	13.28
	2	Enabled	Low Latency	40		13.75	13.08
	3	Lilabica	Linear Phase			18.88	17.93
			Low Latency	96		18.56	17.63
	4		Linear Phase			23.74	22.51
			Low Latency			23.33	22.11
	1		Linear Phase	24		9.78	9.38
			Low Latency			9.51	9.10
	2		Linear Phase	48		15.10	14.42
	_	Disabled	Low Latency			14.55	13.87
	3		Linear Phase			20.45	19.49
96			Low Latency	96	24	19.66	18.69
-	4		Linear Phase			25.68	24.43
			Low Latency			24.61	23.37
	1		Linear Phase	24		10.96	10.56
		Enabled	Low Latency			10.69	10.29
	2		Linear Phase	48		17.36	16.67
			Low Latency			16.83	16.14



Table 1. Typical Current Consumption (PLL Enabled) (continued)

SAMPLING FREQUENCY (kHz)	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
	1		Linear Phase	24		9.60	9.19
	ı		Low Latency		24	10.61	10.20
	2	Disabled	Linear Phase	48		14.95	14.26
	2		Low Latency			17.00	16.30
192	3		Linear Phase	96		20.40	19.43
	3		Low Latency			23.48	22.50
	4		Linear Phase			25.61	24.36
	1	Enabled	Linear Phase	24		11.59	11.18
	1	Enabled	Low Latency	24		12.98	12.58
384	1	Disabled	Linear Phase	24	24	10.91	10.50

3 Slave Mode Power Consumption with PLL Disabled

Table 2 describes the typical current consumption of the TLV320ADCx140 when the PLL is disabled with AVDD set to 1.8 V and 3.3 V. The PLL is disabled by:

- Clearing the bitfield PLL_PDZ in the PWR_CFG register
- Applying a master clock through BCLK, GPIO1, or the GPIx pins
- If GPIO1 is configured as MCLK, setting the appropriate GPIO1_CFG bitfield in the GPIO_CFG0 register
- Indicating the master clock source through DIS_PLL_SLV_CLK_SRC bitfield in the CLK_SRC register
- Setting the appropriate MCLK to FSYNC ratio through the MCLK_RATIO_SEL bitfield and MCLK_FREQ_SEL_MODE bitfield of the CLK_SRC register
- Setting the AUTO_MODE_PLL_DIS bitfield and the corresponding MCLK_FREQ_SEL bitfield of the MST_CFG0 register

In this table, when the DRE was enabled, the DRE threshold was set to -36 dB. The power consumption measurements had the Biquad Filters disabled.

Table 2. Typical Current Consumption (PLL Disabled)

SAMPLING FREQUENCY (kHz)	MCLK FREQUENCY(M Hz)	MCLK RATIO	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
0	8 12.288	1536	1	Disabled	Linear Phase	32	32	5.91	5.52
0		1330	2	Disabled	Lilleal Fliase	48	24	9.80	9.14
				Disabled	Linear Phase		24	6.08	5.69
				Enabled	Linear Phase			6.43	6.02
		768	1	Disabled	Low Latency			6.05	5.65
				Enabled		24		6.37	5.98
16	12.288			Disabled	Ultra-Low Latency			5.92	5.53
				Enabled	Ultra-Low Latency			6.25	5.86
				Disabled	Linear Phase			10.13	9.47
			2	Disabled	Low Latency	48		10.06	9.41
				Disabled	Ultra-Low Latency			9.83	9.18



Table 2. Typical Current Consumption (PLL Disabled) (continued)

SAMPLING FREQUENCY (kHz)	MCLK FREQUENCY(M Hz)	MCLK RATIO	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
				Disabled	Linear Phase			6.36	5.97
				Enabled	Linear Phase			6.70	6.30
				Disabled	Low Latency			6.32	5.93
			1	Enabled	Low Latency	24		6.65	6.26
				Disabled	Ultra-Low Latency			6.21	5.81
				Enabled	Ultra-Low Latency			6.54	6.14
				Disabled	Linear Phase			10.47	9.81
				Enabled	Linear Phase			11.11	10.45
				Disabled	Low Latency			10.41	9.75
			2	Enabled	Low Latency	48		11.05	10.39
16	24.576	1536		Disabled	Ultra-Low Latency		24	10.17	9.51
				Enabled	Ultra-Low Latency			10.82	10.16
					Linear Phase			14.58	13.65
				Disabled	Low Latency			14.51	13.57
			3		Ultra-Low Latency			14.15	13.21
				Enabled	Ultra-Low Latency	96		15.09	14.16
			4		Linear Phase			18.61	17.39
				Disabled	Low Latency			18.51	17.30
					Ultra-Low Latency			18.04	16.83
			1	Disabled	Linear Phase	24		6.64	6.25
				Enabled	Linear i nase			6.96	6.58
				Disabled	Low Latency			6.60	6.20
			·	Enabled	Low Edicinoy			6.92	6.53
				Disabled	Ultra-Low			6.48	6.08
				Enabled	Latency			6.80	6.42
				Disabled	Linear Phase			10.74	10.08
				Enabled				11.38	10.72
			2	Disabled	Low Latency	48		10.69	10.02
				Enabled				11.32	10.66
				Disabled	Ultra-Low			10.45	9.79
16	36.864	2304		Enabled	Latency		24	11.09	10.43
-		-		Disabled	Linear Phase			14.86	13.92
				Enabled				15.78	14.85
			3	Disabled	Low Latency			14.79	13.84
				Enabled		_		15.72	14.78
			Disabled	Ultra-Low			14.44	13.49	
				Enabled	Latency	96		15.36	14.43
				Disabled	Linear Phase			18.94	17.73
				Enabled				20.18	18.97
			4	Disabled	Low Latency			18.86	17.63
				Enabled	-	-		20.09	18.89
				Disabled	Ultra-Low Latency			18.38	17.17
				Enabled	Laterity			19.62	18.41



Table 2. Typical Current Consumption (PLL Disabled) (continued)

SAMPLING FREQUENCY (kHz)	MCLK FREQUENCY(M Hz)	MCLK RATIO	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
				Disabled	Linear Phase			6.09	5.70
				Enabled	Lilleal Fliase			6.50	6.10
			1	Disabled	Low Latency	24		6.28	5.89
			'	Enabled	Low Latericy	24	24	6.67	6.29
	12.288	512		Disabled	Ultra-Low			6.08	5.69
				Enabled	Latency			6.48	6.09
					Linear Phase	48		10.10	9.45
			2	Disabled	Ultra-Low Latency	64	32	10.10	9.44
				Disabled	Linear Phase			6.37	5.99
				Enabled	Lilleal Fliase			6.77	6.38
			1	Disabled	Low Lotopov	32		6.57	6.17
			•	Enabled	- Low Latency	32		6.96	6.57
24				Disabled	Ultra-Low			6.37	5.98
				Enabled	Latency			6.76	6.38
				Disabled	Linear Dhase			10.46	9.80
				Enabled	Linear Phase			11.22	10.57
			0	Disabled	L L -t	0.4		10.84	10.17
	24.576	1024	2	Enabled	Low Latency	64	32	11.59	10.95
				Disabled	Ultra-Low	-		10.44	9.79
				Enabled	Latency		_	11.21	10.56
			3		Linear Phase	128		14.56	13.62
				Disabled	Low Latency			15.11	14.17
					Ultra-Low Latency			14.55	13.59
					Linear Phase			18.55	17.33
			4		Ultra-Low Latency			18.52	17.30
				Disabled	Linear Phase			6.65	6.26
				Enabled	Lilleal Fliase			7.05	6.66
				Disabled	L L -t	0.4		6.84	6.44
			1	Enabled	Low Latency	24		7.23	6.84
				Disabled	Ultra-Low			6.65	6.25
				Enabled	Latency			7.05	6.65
				Disabled				10.73	10.07
				Enabled	- Linear Phase			11.49	10.84
				Disabled		40		11.10	10.44
			2	Enabled	Low Latency	48		11.86	11.21
				Disabled	Ultra-Low			10.71	10.05
24	36.864	1536		Enabled	Latency		24	11.49	10.82
				Disabled			-	14.81	13.88
				Enabled	Linear Phase			15.93	15.00
				Disabled				15.37	14.43
			3	Enabled	Low Latency			16.49	15.56
				Disabled	Ultra-Low			14.80	13.85
				Enabled	Latency	96		15.93	14.98
				Disabled				18.87	17.65
				Enabled	Linear Phase			20.35	19.14
			4	Disabled	Low Latency			19.61	18.40
					Ultra-Low			18.84	17.63
				Enabled	Latency			20.32	19.11



Table 2. Typical Current Consumption (PLL Disabled) (continued)

SAMPLING FREQUENCY (kHz)	MCLK FREQUENCY(M Hz)	MCLK RATIO	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
					Linear Phase			6.27	5.88
				Disabled	Low Latency			6.27	5.88
	12.288	384	1		Ultra-Low Latency			6.16	5.76
				Enabled	Ultra-Low Latency			6.61	6.23
				Disabled	Linear Phase	24		6.55	6.15
				Enabled	Linear Phase	24		7.01	6.62
				Disabled	Low Latency			6.56	6.16
			1	Enabled	Low Latency			7.02	6.63
				Disabled	Ultra-Low Latency			6.43	6.04
32				Enabled	Ultra-Low Latency		24	6.90	6.51
32				Disabled	Linear Phase		24	10.73	10.07
				Enabled	Linear Phase			11.62	10.97
	24.576	768			Low Latency	40		10.75	10.09
			2	Disabled	Ultra-Low Latency	48		10.51	9.85
				Enabled	Ultra-Low Latency			11.40	10.75
					Linear Phase			14.93	13.98
			3		Low Latency			14.96	14.02
				Disabled	Ultra-Low Latency	96		14.58	13.65
			4		Linear Phase			19.01	17.79
					Ultra-Low Latency			18.56	17.35
					Linear Phase			6.61	6.22
	12.288	256			Low Latency	24	24	6.49	6.11
				Disabled	Ultra-Low Latency			6.33	5.95
					Linear Dhase			6.90	6.51
			1	Enabled	Linear Phase			7.50	7.11
				Disabled	Low Latency	32		6.79	6.40
				Enabled	Low Latericy	32		7.39	7.00
				Disabled	Ultra-Low			6.64	6.24
48				Enabled	Latency			7.24	6.85
	24.576	512			Linear Phase		32	11.30	10.64
	24.070	012	2		Low Latency	64	02	11.09	10.42
					Ultra-Low Latency			10.77	10.11
				Disabled	Low Latency			15.40	14.46
			3		Ultra-Low Latency	128		14.93	13.99
			4		Ultra-Low Latency			18.97	17.74



Table 2. Typical Current Consumption (PLL Disabled) (continued)

SAMPLING FREQUENCY (kHz)	MCLK FREQUENCY(M Hz)	MCLK RATIO	ADC CHANNELS	DRE	DECIMATION FILTERS	BCLK RATIO	WORD LENGTH	AVDD CURRENT AT 3.3 V (mA)	AVDD CURRENT AT 1.8 V (mA)
				Disabled	Linear Phase			7.17	6.78
				Enabled	Linear Phase			7.77	7.38
				Disabled	Low Latency			7.06	6.67
			1	Enabled	Low Latency	24		7.66	7.27
				Disabled	Ultra-Low Latency			6.90	6.51
				Enabled	Ultra-Low Latency			7.50	7.11
				Disabled	Linear Phase			11.55	10.90
				Enabled	Linear Phase			12.70	12.06
				Disabled	Low Latency			11.34	10.68
48	36.864	768	2	Enabled	Low Latency	48	24	12.50	11.84
				Disabled	Ultra-Low Latency			11.03	10.37
				Enabled	Ultra-Low Latency			12.19	11.53
			3		Linear Phase	- 96		15.96	15.03
					Low Latency			15.66	14.71
				Disabled	Ultra-Low Latency			15.19	14.24
				- Disabled	Linear Phase			20.33	19.11
			4		Low Latency			19.89	18.68
					Ultra-Low Latency			19.27	18.06
					Linear Phase			8.26	7.88
	24.576	256			Low Latency	32	32	7.99	7.59
				Disabled	Ultra-Low Latency			7.66	7.27
					Linear Phase			8.52	8.14
			1	Enabled	Linear Phase			9.72	9.34
00				Disabled	Low Latency			8.25	7.85
96				Enabled	Low Latency	24		9.44	9.05
	36.864	384		Disabled	Ultra-Low Latency		24	7.93	7.53
				Enabled	Ultra-Low Latency		_	9.13	8.74
			2		Low Latency			13.31	12.65
				Disabled	Ultra-Low Latency	48		12.67	12.01

4 Digital Microphone Power Consumption

Table 3 and Table 4 describes the typical current consumption of the TLV320ADCx140 when the digital microphone inputs are used with an external PDM modulator 4th and 5th order, respectively. The Digital Microphone is selected by:

- Configuring the corresponding channel for digital microphone input in the CHx_INSRC register
- Configuring the corresponding GPO1 to GPO4 pin as PDMCLK output in the appropriate GPOx_CFG register
- Configuring the corresponding GPI1 to GPI4 pin as PDM input in the appropriate GPI1x_CFG register

Table 3. PDM Typical Current Consumption with an External PDM 4th Order Modulator

PDM (CLOCK	6.144 MHz	3.072 MHz	1.536 MHz	0.768 MHz
SAMPLING RATE (kHz)	DIGITAL MICROPHONE CHANNELS	AVDD CURRENT AT 3.3 V (mA)			
8	8	7.85	7.93	7.89	7.87
16	8	8.97	9.23	9.19	-
24	8	8.92	8.99	8.99	-

Copyright © 2020, Texas Instruments Incorporated



Table 3. PDM Typical Current Consumption with an External PDM 4th Order Modulator (continued)

PDM (CLOCK	6.144 MHz	3.072 MHz	1.536 MHz	0.768 MHz
SAMPLING RATE (kHz)	DIGITAL MICROPHONE CHANNELS	AVDD CURRENT AT 3.3 V (mA)			
32	8	9.71	9.92	-	-
48	8	11.26	11.69	-	-
96	4	11.87	-	-	-

Table 4. PDM Typical Current Consumption with an External PDM 5th Order Modulator

PDM C	CLOCK	6.144 MHz	3.072 MHz	1.536 MHz	0.768 MHz
SAMPLING RATE (kHz)	SAMPLING RATE (kHz) DIGITAL MICROPHONE CHANNELS		AVDD CURRENT AT 3.3 V (mA) AVDD CURRENT AT 3.3 V (mA)		AVDD CURRENT AT 3.3 V (mA)
8	8	7.93	7.92	7.88	7.80
16	8	9.25	9.20	9.15	-
24	8	9.04	8.98	8.91	-
32	8	9.93	9.83	9.77	-
48	8	11.71	11.60	-	-
96	4	12.14	12.05	-	-
192	4	11.96	-	-	-

5 Settings for Lowest Power Consumption

To minimize the power consumption of the TLV320ADCx140 devices, ensure that unused modules are disabled, use the lowest sampling rate, bit clock, and master clock needed by the application, and operate at the lowest AVDD and IOVDD supply voltage possible. The following list summarizes the settings and registers for lowest power operation:

- Operate at the lowest supply voltage possible. AVDD and IOVDD support 1.8 V or 3.3 V supply, independently (AVDD and IOVDD can have different supply voltages).
 - Unused analog inputs, tie to analog ground.
 - Unused digital inputs, tie to digital ground.
 - Unused outputs, leave unconnected.
- Disable unused ADC and PDM channels through the IN_CH_EN register.
- Disable any unused output channel through the ASI OUT CH EN register.
- Disable MICBIAS power, if unused, through the PWR_CFG register.
- Operate at the lowest sample rate possible.
- Disable PLL, if the system supplies a low jitter master clock. Refer to Section 3 for a description of the settings to disable PLL.
- Disable unused post-processing blocks:
 - Disable Biguad filters, if unused, through the BIQUAD CFG bitfield of the DSP CFG1 register.
 - Disable DRE or AGC, if unused in an active channel, through the CHx_DREEN bitfield of the CHx_CFG0 register.
- Select ultra-low latency over linear phase decimation filters, if the application allows, through the DECI_FILT bitfield of the DSP_CFG0 register.
- Utilize the smallest word length allowed by the application through the ASI_WLEN bitfield of the ASI_CFG0 register.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated