1 Signal naming conventions

Signal postfix	Description
_i	Input port
_0	Output port
_io	Bi-directional port
_clk_i	Clock input port
_clk_o	Clock output port
_rst_i	Reset input port
_rst_o	Reset output port

2 Directory structure

blockname	Top level directory of a core
backend	
<vendor> Vendor specific floorplan, place and route directory</vendor>	
structure	
sim	
rtl_sim	RTL simulations
bin R	RTL simulation scripts
run F	Forrunning RTL simulations
src .	Special sources for RTL simulations
out .	Dump and other useful output from RTL simulation
log .	Log files
	Gate-level simulations
bin .	
run	For running gate-level simulations
src .	Special sources for gate-level simulations
out	Dump and other useful output from gate-level simulation
log .	Log files
syn	Synthesis
<vendor< td=""><td>> Each synthesis tool has separate directory</td></vendor<>	> Each synthesis tool has separate directory
bin	For synthesis scripts
run	For running synthesis scripts
	Special sources for synthesis
out	For generated netlists (Synopsys db, verilog)
	Log files (including reports)
rtl	
benchBench sources	
doc ut specification, design and other PDF documents here	
src	Source version of all documents (Latex etc.)
sw	Put sources for utilities or software test cases