nRF5340 Product Specification



Contents

PI — Quad serial peripheral interface




QSPI — Quad serial peripheral interface

The QSPI peripheral provides support for communicating with an external flash memory device using SPI.

The main features for the QSPI peripheral are:

- Single/dual/quad SPI input/output
- 6 to 96 MHz configurable clock frequency
- Single-word read/write access from/to external flash
- EasyDMA for block read and write transfers
- Up to 48 MB/sec EasyDMA read rate
- Execute in place (XIP) for executing program directly from external flash
- XIP access can optionally be disabled
- On-the-fly encryption and decryption, including EasyDMA and XIP

Figure 1. Block diagram





Configuring QSPI

Before any data can be transferred to or from the external flash memory, the peripheral needs to be configured.

- 1. Select the mandatory input/output pins in the following registers:
 - PSEL.SCK
 - PSEL.CSN
 - PSEL.IO0
 - PSEL.IO1
 - PSEL.IO2
 - PSEL.IO3

For which pins to use, see Pin assignments. Only the dedicated QSPI pins shall be used.

- 2. To ensure stable operation, set the GPIO drive strength to high drive. See the GPIO General purpose input/output chapter for details on how to configure GPIO drive strength.
- 3. Activate the dedicated peripheral setting of the GPIO pin. See the GPIO General purpose input/output chapter for details on how to assign pins between cores, peripherals, or subsystems.
- 4. Configure the interface towards the external flash memory using IFCONFIG0, IFCONFIG1, and ADDRCONF.
- 5. Enable the QSPI peripheral and acquire I/O pins using ENABLE.
- 6. Activate the external flash memory interface using the ACTIVATE task. The READY event will be generated when the interface has been activated and the external flash memory is ready for access.

Note:

If the IFCONFIG0 register is configured to use the quad mode, the external flash device also needs to be set in the quad mode before any data transfers can take place.

This can be done by sending custom instructions to the external flash device, as described in Sending custom instructions.

Write operation

A write operation to the external flash is configured using the WRITE.DST, WRITE.SRC, and WRITE.CNT registers. It is started using the WRITESTART task.

The READY event is generated when the transfer is complete.

The QSPI peripheral automatically takes care of splitting DMA transfers into page writes.

Read operation

A read operation from the external flash is configured using the READ.SRC, READ.DST, and READ.CNT registers. It is started using the READSTART task.

The READY event is generated when the transfer is complete.



Erase operation

Erase of pages/blocks of the external flash is configured using the ERASE.PTR and ERASE.LEN registers. It is started using the ERASESTART task.

The READY event is generated when the erase operation has been started.

In this case, the READY event will not indicate that the erase operation of the flash has been completed, but it only signals that the erase operation has been started. The actual status of the erase operation can normally be read from the external flash using a custom instruction (see Sending custom instructions).

Execute in place

Execute in place (XIP) allows the CPU to execute program code directly from the external flash.


After the external flash has been configured, the CPU can execute code from the external flash by accessing the XIP memory region. See the following figure and Memory for details.

The XIP memory region is read-only, writing to it will result in a bus error.

When accessing the XIP memory region, the start address of this XIP memory region will map to the address XIPOFFSET of the external flash.

Figure 2. XIP memory map





Encryption


The contents of an external flash memory can be protected using stream cipher encryption. Encryption can be configured and enabled independently for XIP and EasyDMA, with separate keys and nonce.

Once configured and enabled, the stream cipher operates between the AHB bus and the external flash, encrypting and decrypting data passing through.

The following figure shows the stream cipher block with the three configuration registers. The stream cipher uses an AES 128 encryption operation to form the keystream from key, nonce, and external memory address. The keystream then combines each 32-bit plaintext digit one at a time with the corresponding digit of the keystream.

Figure 3. Stream cipher





The same nonce and key must be used for both encryption and decryption of the same memory address.

The memory address used for encryption is the external flash memory address and thus independent of XIPOFFSET. This means a second firmware image can be encrypted and written using EasyDMA, then XIPOFFSET set to point to the new firmware image before executing from it.

Stream ciphers are symmetric. They do not differentiate between encrypting or decrypting, reading or writing. Thus, if the contents of a plain text external flash is read when stream cipher is enabled, the data provided to the MCU is encrypted.

Execute in place (XIP)

Enable the stream cipher for QSPI XIP by doing the following steps.

- 1. Configure keys using XIP ENC.KEY0 through XIP ENC.KEY3.
- 2. Configure nonce using XIP ENC.NONCE0 through XIP ENC.NONCE2.
- 3. Set XIP ENC.ENABLE.

Any instructions or data read from the XIP interface will now pass through the stream cipher.

EasyDMA

Enable the stream cipher for QSPI EasyDMA by doing the following steps.

- 1. Configure keys using DMA ENC.KEY0 through DMA ENC.KEY3.
- 2. Configure nonce using DMA ENC.NONCE0 through DMA ENC.NONCE2.
- 3. Set DMA ENC.ENABLE.

Any data read from or written to the external flash over the EasyDMA interface will now pass through the stream cipher.

Sending custom instructions

Custom instructions can be sent to the external flash using the CINSTRCONF, CINSTRDATO, and CINSTRDATI registers. It is possible to send an instruction consisting of a one-byte opcode and up to 8 bytes of additional data and to read its response.



A custom instruction is prepared by first writing the data to be sent to CINSTRDAT0 and CINSTRDAT1 before writing the opcode and other configurations to the CINSTRCONF register.


The custom instruction is sent when the CINSTRCONF register is written and it is always sent on a single data line SPI interface.

The READY event will be generated when the custom instruction has been sent.

After a custom instruction has been sent, the CINSTRDAT0 and CINSTRDAT1 will contain the response bytes from the custom instruction.

The data of custom instructions is not part of the stream cipher encryption.

Figure 4. Sending custom instruction



Long frame mode

The LFEN and LFSTOP fields in the CINSTRCONF register control the operation of the custom instruction Long frame mode. Long frame mode is a mechanism that permits arbitrary byte length custom instructions. While in Long frame mode a long custom instruction sequence is split in multiple writes to the CINSTRDATO and CINSTRDATI registers.

To enable Long frame mode every write to the CINSTRCONF register must have the LFEN field set to 1. The contents of the OPCODE field will be transmitted after the first write to CINSTRCONF and will be omitted in every subsequent write to this register. For subsequent writes the number of data bytes as specified in the LENGTH field are transferred (that is the value of LENGTH - 1 data bytes). The values of the LIO2 and LIO3 fields are set in the first write to CINSTRCONF and will apply for the entire custom instruction transmission until the long frame is finalized.

To finalize a long frame transmission, the LFSTOP field in the CINSTRCONF register must be set to 1 in the last write to this register.



Deep power-down mode

The external flash memory can be put in Deep power-down mode (DPM) to minimize its current consumption when there is no need to access the memory.

DPM is enabled in register IFCONFIGO and configured in register DPMDUR. The DPM status of the external memory can be read in the STATUS register. The DPMDUR register has to be configured according to the external flash specification to get the information in the STATUS register and the timing of the READY event correct.

Entering or exiting DPM is controlled using register IFCONFIG1.

Instruction set

The following table shows the instruction set supported by QSPI when communicating with an external flash device.

Instruction	Opcode	Description
WREN	0x06	Write enable
RDSR	0x05	Read status register
WRSR	0x01	Write status register
FASTREAD	0x0B	Read bytes at higher speed
READ2O	0x3B	Dual-read output
READ2IO	0xBB	Dual-read input/output
READ4O	0x6B	Quad-read output
READ4IO	0xEB	Quad-read input/output
PP	0x02	Page program
PP2O	0xA2	Dual-page program output
PP4O	0x32	Quad-page program output
PP4IO	0x38	Quad-page program input/output
SE	0x20	Sector erase
BE	0xD8	Block erase
CE	0xC7	Chip erase
DP	0xB9	Enter Deep power-down mode
DPE	0xAB	Exit Deep power-down mode



Instruction	Opcode	Description
EN4B	Specified in the ADDRCONF register	Enable 32 bit address mode

Table 1. Instruction set

Interface description

Figure 5. 24-bit FASTREAD, SPIMODE = MODE0




Figure 6. 24-bit READ2O (dual-read output), SPIMODE = MODE0




Figure 7. 24-bit READ2IO (dual read input/output), SPIMODE = MODE0






Figure 10. 24-bit PP (page program), SPIMODE = MODE0






Figure 11. 24-bit PP2O (dual-page program output), SPIMODE = MODE0




Figure 12. 24-bit PP4O (quad page program output), SPIMODE = MODE0




Figure 13. 24-bit PP4IO (quad page program input/output), SPIMODE = MODE0






Figure 16. 32-bit READ2IO (dual read input/output), SPIMODE = MODE0






Figure 19. 32-bit PP (page program), SPIMODE = MODE0






Figure 20. 32-bit PP2O (dual-page program output), SPIMODE = MODE0




Figure 21. 32-bit PP4O (quad-page program output), SPIMODE = MODE0




Figure 22. 32-bit PP4IO (quad page program input/output), SPIMODE = MODE0





Registers

Instances

Instance	Domain	Base address	TrustZ	one.		Split access	Description
mstance	Domain	buse dudiess	Мар	Att	DMA	Spirt decess	Description
QSPI : SQSPI : NS	APPLICATION	0x5002B0000x4002B000	US	S	SA	No	External memory (quad serial peripheral) interface

Configuration

Instance	Domain	Configuration
QSPI : SQSPI : NS	APPLICATION	Supports 192 MHz and 96 MHz PCLK192M frequency

Register overview

Register	Offset	TZ	Description
TASKS_ACTIVATE	0x000		Activate QSPI interface
TASKS_READSTART	0x004		Start transfer from external flash memory to internal RAM
TASKS_WRITESTART	0x008		Start transfer from internal RAM to external flash memory



Register	Offset	TZ	Description
TASKS_ERASESTART	0x00C		Start external flash memory erase operation
TASKS_DEACTIVATE	0x010		Deactivate QSPI interface
SUBSCRIBE_ACTIVATE	0x080		Subscribe configuration for task ACTIVATE
SUBSCRIBE_READSTART	0x084		Subscribe configuration for task READSTART
SUBSCRIBE_WRITESTART	0x088		Subscribe configuration for task WRITESTART
SUBSCRIBE_ERASESTART	0x08C		Subscribe configuration for task ERASESTART
SUBSCRIBE_DEACTIVATE	0x090		Subscribe configuration for task DEACTIVATE
EVENTS_READY	0x100		QSPI peripheral is ready. This event will be generated as a response to all QSPI tasks except DEACTIVATE.
PUBLISH_READY	0x180		Publish configuration for event READY
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ENABLE	0x500		Enable QSPI peripheral and acquire the pins selected in PSELn registers



Register	Offset	TZ	Description
READ.SRC	0x504		Flash memory source address
READ.DST	0x508		RAM destination address
READ.CNT	0x50C		Read transfer length
WRITE.DST	0x510		Flash destination address
WRITE.SRC	0x514		RAM source address
WRITE.CNT	0x518		Write transfer length
ERASE.PTR	0x51C		Start address of flash block to be erased
ERASE.LEN	0x520		Size of block to be erased.
PSEL.SCK	0x524		Pin select for serial clock SCK
PSEL.CSN	0x528		Pin select for chip select signal CSN.
PSEL.IO0	0x530		Pin select for serial data MOSI/IO0.
PSEL.IO1	0x534		Pin select for serial data MISO/IO1.
PSEL.IO2	0x538		Pin select for serial data WP/IO2.
PSEL.IO3	0x53C		Pin select for serial data HOLD/IO3.



Register	Offset	TZ	Description
XIPOFFSET	0x540		Address offset into the external memory for Execute in Place operation.
IFCONFIG0	0x544		Interface configuration.
XIPEN	0x54C		Enable Execute in Place operation.
XIP_ENC.KEY0	0x560		Bits 31:0 of XIP AES KEY
XIP_ENC.KEYI	0x564		Bits 63:32 of XIP AES KEY
XIP_ENC.KEY2	0x568		Bits 95:64 of XIP AES KEY
XIP_ENC.KEY3	0x56C		Bits 127:96 of XIP AES KEY
XIP_ENC.NONCE0	0x570		Bits 31:0 of XIP NONCE
XIP_ENC.NONCEI	0x574		Bits 63:32 of XIP NONCE
XIP_ENC.NONCE2	0x578		Bits 95:64 of XIP NONCE
XIP_ENC.ENABLE	0x57C		Enable stream cipher for XIP
DMA_ENC.KEY0	0x580		Bits 31:0 of DMA AES KEY
DMA_ENC.KEYI	0x584		Bits 63:32 of DMA AES KEY
DMA_ENC.KEY2	0x588		Bits 95:64 of DMA AES KEY



Register	Offset	TZ	Description
DMA_ENC.KEY3	0x58C		Bits 127:96 of DMA AES KEY
DMA_ENC.NONCE0	0x590		Bits 31:0 of DMA NONCE
DMA_ENC.NONCEI	0x594		Bits 63:32 of DMA NONCE
DMA_ENC.NONCE2	0x598		Bits 95:64 of DMA NONCE
DMA_ENC.ENABLE	0x59C		Enable stream cipher for EasyDMA
IFCONFIG1	0x600		Interface configuration.
STATUS	0x604		Status register.
DPMDUR	0x614		Set the duration required to enter/exit deep power-down mode (DPM).
ADDRCONF	0x624		Extended address configuration.
CINSTRCONF	0x634		Custom instruction configuration register.
CINSTRDAT0	0x638		Custom instruction data register 0.
CINSTRDATI	0x63C		Custom instruction data register 1.
IFTIMING	0x640		SPI interface timing.



TASKS_ACTIVATE

Address offset: 0x000

Activate QSPI interface

Triggering this task activates the external flash memory interface and initiates communication with the external memory. The READY event is generated when the activation has been completed.

В	t num	ber		31 30 29 28 27 26 25 24 2									22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
IE	ID																														
R	teset 0x00000000 0 0 0 0 0 0 0											0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0	0	C				
IC	R/ W	Field	Value ID	Va	Value									Description																	
Α	A W TASKS_ACTIVATE									Activate QSPI interface Triggering this task activates the external flash memory interface and initial communication with the external memory. The READY event is generated activation has been completed.																					
			Trigger	1									ıger '	task																	

TASKS_READSTART

Address offset: 0x004

Start transfer from external flash memory to internal RAM

The READY event will be generated when transfer is complete.

Bit	num	ber		31	31 30 29 28 27 26 25 24 2								22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID																														
Re	set O	×000000	00	0	0 0 0 0 0 0 0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	Value								Description																	
А	W	TASKS_F	READSTART										rt tra	nsfe	r fror	m ex	tern	al flo	ash	mem	nory	to ir	ntern	nal F	MAS					



Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID																														
Re	set O	×000000	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	cript	tion			•												•	
												The	REA	ADY	even	t wil	l be	gen	erate	ed w	hen	trar	nsfer	is c	omp	olete).			
			Trigger	1								Trig	ger 1	task																

TASKS_WRITESTART

Address offset: 0x008

Start transfer from internal RAM to external flash memory

The READY event will be generated when transfer is complete.

ı	3it r	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ı	D																														
ı	Rese	et Ox	×0000000	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ı	D	R/ W	Field	Value ID	Va	lue							Des	cript	tion																
,	4	W	TASKS_V	VRITESTART												r fror even										•).			
				Trigger	1								Trig	ger 1	task																

TASKS_ERASESTART

Address offset: 0x00C

Start external flash memory erase operation

The READY event will be generated when the erase operation has been started. The generation of the READY event does not imply that the erase operation is completed.



Bit	num	ber	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5					
ID																												
Res	set O	×0000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
ID	R/ W	Field	Value ID	Val	lue					Des	cript	ion																
А	W	TASKS_E	Rasestart							The	REA	DY	al fla: even	t will	l be	gen	erate	ed w	hen	the								
			Trigger	1						Trig	ger t	ask																

TASKS_DEACTIVATE

Address offset: 0x010

Deactivate QSPI interface

This task might be needed to optimize current consumption in case there are any added current consumption when QSPI interface is activated, but idle.

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID																														
Re	set O	x0000000	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	crip	tion																
А	W	TASKS_D	EACTIVATE									Thi	s tasl	k mi	QSPI ght b	e ne	eede	ed to	-						-			ıse t	here	e a
			Trigger	1								Trig	ger '	task																



SUBSCRIBE_ACTIVATE

Address offset: 0x080

Subscribe configuration for task ACTIVATE

Triggering this task activates the external flash memory interface and initiates communication with the external memory. The READY event is generated when the activation has been completed.

Bit	numb	per		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				В																								Α	Α	Α	1
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
ID	R/ W	Field	Value ID	Va	lue							Des	scrip	tion																	
А	RW	CHID	X	[0.	.255]							DPI	PI ch	anne	el tho	at ta	sk A	.CTI\	/ATE	E will	sub	scrik	oe to)							
В	RW	EN																													
			Disabled	0								Dis	able	subs	script	ion															
			Enabled	1								Enc	able :	subs	cripti	ion															

SUBSCRIBE_READSTART

Address offset: 0x084

Subscribe configuration for task READSTART

The READY event will be generated when transfer is complete.



Bit	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4										
ID	B																											Α	Α	Α	A
Res	set 0x	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C									
ID		Field	Value ID		Des	crip	tion																								
А	RW	CHID	([0	.255]							DPI	PI ch	anne	el tho	at ta	sk R	EAC	STA	RT w	vill su	ubsc	ribe	to							
В	RW	EN																													
			Disabled	0								Dis	able	subs	script	ion															
			Enabled	1								Enc	ıble :	subs	cripti	on															

SUBSCRIBE_WRITESTART

Address offset: 0x088

Subscribe configuration for task WRITESTART

The READY event will be generated when transfer is complete.

E	Bit number												23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
I	D				В																								Α	Α	Α	A
F	Rese	et Ox(00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C					
1	DΙ		Field	Value ID	Val	lue							Des	cript	ion																	
1	Α	RW	CHID	(DPF	Pl ch	anne	el tho	at ta:	sk W	/RITI	ESTA	۸RT ۱	will s	ubso	cribe	to														
E	3	RW	EN																													
				Disabled	0								Disc	able	subs	script	ion															



E	Bit 1	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
1	D				В																								Α	Α	Α	1
F	Rese	et Ox	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C
ı		R/ W	Field	Value ID	Val	lue							Des	cript	tion																	
				Enabled	1								Enc	ıble s	subs	cripti	on															

SUBSCRIBE_ERASESTART

Address offset: 0x08C

Subscribe configuration for task ERASESTART

The READY event will be generated when the erase operation has been started. The generation of the READY event does not imply that the erase operation is completed.

Bit	numb	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4								
ID																			Α	Α	Α	1									
Re	set 0x	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C								
ID	W												crip	tion																	
А	RW	CHID	X		DPI	PI ch	anne	el tho	at ta	sk E	RASI	ESTA	ART v	will s	subsc	cribe	to														
В	RW	EN																													
			Disabled	0								Disc	able	subs	script	ion															
			Enabled	1								Enc	ıble :	subs	cripti	on															

SUBSCRIBE_DEACTIVATE

Address offset: 0x090

Subscribe configuration for task DEACTIVATE



This task might be needed to optimize current consumption in case there are any added current consumption when QSPI interface is activated, but idle.

Bi	numb	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5									
ID																				Α	Α	Α								
Re	set 0x	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
ID R/W Field Value ID Value A RW CHIDX [0255]												Des	crip	tion																
А	RW		DPI	PI ch	anne	el tho	at ta	sk D	EAC	CTIVA	ATE ,	will s	subs	cribe	e to															
В	RW	EN																												
			Disabled	0								Disc	able	subs	script	ion														
			Enabled	1								Enc	ıble :	subs	cripti	on														

EVENTS_READY

Address offset: 0x100

QSPI peripheral is ready. This event will be generated as a response to all QSPI tasks except DEACTIVATE.

В	it numl	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6
П)																												
R	eset 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
П	R/ W	Field	Value ID	Va	lue							Des	cript	ion															
Δ	RW	EVEN	TS_READY										PI pe ACTI	•	eral i E.	s red	ady.	This	eve	nt w	ill be	e ge	nerc	ıted	as c	a res	spor	nse	to a
			NotGenerated	0								Eve	nt no	ot ge	enero	ited													



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6
ID																													
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	script	tion															
			Generated	1								Eve	nt ge	ener	ated														

PUBLISH_READY

Address offset: 0x180

Publish configuration for event READY

Bit	Bit number 31 30 29 28 27 26 25 24 ID B G													21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4
ID																					Α	Α	A							
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0								
ID		Field	Value ID		Des	cript	ion																							
А	RW	CHID)	<		DPF	PI ch	anne	el tho	at ev	ent	REA	DY v	vill p	ublis	sh to)														
В	RW	EN																												
			Disabled	0								Disc	able	pub	lishin	g														
			Enabled	1								Enc	ıble ı	oubl	ishing	9														

INTEN

Address offset: 0x300

Enable or disable interrupt



Bit number 31 30 29 28 27 26 25 2 ID Reset 0x000000000 0													22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Res	et 0x(00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID		Field	Value ID		Des	cript	ion																								
А	RW	READ'		End	ıble	or di	sable	e inte	errup	ot fo	r eve	ent F	READ	ΟY																	
			Disabled	0				Disc	able																						
			Enabled	1								End	ıble																		

INTENSET

Address offset: 0x304

Enable interrupt

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	crip	tion									'								
А	RW	READ	Y									Wri	te 'l'	to e	nabl	e int	erru	pt fc	or ev	ent l	REAI	ΟY									
			Set	1								Enc	ıble																		
			Disabled	0								Rec	ıd: D	isab	led																
			Enabled	1								Rec	ıd: E	nabl	ed																



INTENCLR

Address offset: 0x308

Disable interrupt

Bi	Bit number 31 30 29 28 27 26 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 25													21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID		Field	Value ID	Va	lue							Des	crip	tion																	
А	RW	READ	Y									Wri	te '1'	to d	isabl	e int	erru	pt fo	or ev	ent	REAI	DY									
			Clear	1								Disc	able																		
			Disabled	0								Rec	ıd: D	isab	led																
			Enabled	1								Rec	ıd: E	nabl	ed																

ENABLE

Address offset: 0x500

Enable QSPI peripheral and acquire the pins selected in PSELn registers

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	tion																	
А	RW	ENAB	LE									Enc	ıble (or di	sable	e QS	SPI														



Bit	Bit number 31 30 29 28 27 26 25 24 ID ID Reset 0x000000000 0													21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID		Field	Value ID	Val	lue							Des	cript	ion																	
			Disabled	0								Disc	able	QSP	Pl																
			Enabled	1								Enc	ıble (QSPI																	

READ.SRC

Address offset: 0x504

Flash memory source address

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	ue							Des	cript	ion																	
А	RW	SRC										Wo	rd-al	igne	ed fla	sh n	nem	ory :	sour	ce a	ddre	ess.									

READ.DST

Address offset: 0x508

RAM destination address



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	ue							Des	cript	ion																	
A	RW	DST										Wo	rd-al	igne	ed RA	M c	lestii	natio	on a	ddre	ess.										

READ.CNT

Address offset: 0x50C

Read transfer length

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID															Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А	Α	Α
Res	et 0x(00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	ue							Des	cript	tion																	
А	RW	CNT										Rec	ıd tro	ansfe	er ler	igth	in n	umb	er o	of by	tes.	The	leng	th n	nust	be	a m	ultip	ole c	of 4	bytes

WRITE.DST

Address offset: 0x510

Flash destination address

Bit	numb	per		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	script	tion																	
А	RW	DST										Wo	rd-al	igne	ed flo	ısh d	destii	natio	on a	ddre	ess.										



WRITE.SRC

Address offset: 0x514

RAM source address

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	<u> </u>
A	RW	SRC										Wo	rd-al	igne	ed RA	M s	ourc	e a	ddre	SS.											

WRITE.CNT

Address offset: 0x518

Write transfer length

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID															Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
А	RW	CNT										Wri	te tro	ansfe	er ler	ıgth	in n	umb	er c	f by	tes.	The	leng	jth n	nust	be	a m	ultip	ole c	of 4	byte

ERASE.PTR

Address offset: 0x51C

Start address of flash block to be erased



1	3it r	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ı	D				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
1	Reset 0x00000000 0 0 0 0 0 0 0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	D	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
,	A RW PTR											Wo	rd-al	igne	ed sta	art a	ddre	ess c	of blo	ock 1	o be	e era	sed.									

ERASE.LEN

Address offset: 0x520

Size of block to be erased.

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
А	RW	LEN					LEN	1																							
			4KB	0							Era	se 4	kB k	olock	(flas	sh c	omn	nanc	l 0x2	20)											
			64KB	1								Era	se 64	l kB	bloc	k (flo	ash	com	mar	nd 0:	xD8)										
			All 2										se al	(flc	ısh co	omm	nanc)x0 k	C7)												

PSEL.SCK

Address offset: 0x524

Pin select for serial clock SCK



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID				С																										В
Res	et 0xF	FFFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/ W	Field	Value ID	Val	lue							Des	script	tion																
А	RW	PIN		[0	31]							Pin	num	ber																
В	RW	PORT		[0	1]							Por	t nur	nbei	r															
С	RW	CONN	IECT									Cor	nnec	tion																
			Disconnected	1								Dis	conn	ect																
			Connected	0								Сон	nnec	t																

PSEL.CSN

Address offset: 0x528

Pin select for chip select signal CSN.

ı	Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5
1	D				С																									В
ı	Res	et 0xl	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ı	D	R/ W	Field	Value ID	Val	lue							Des	cript	tion															
,	Δ	RW	PIN		[0	.31]							Pin	num	ber															
	B RW PORT					1]							Por	t nur	nber															



В	t numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
10)			С																										В
R	eset Ox	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	R/ W	Field Value ID Value										Des	crip	tion																
С	RW	V CONNECT										Cor	nnec	tion																
			Disconnected						Dise	conn	ect																			
			Connected	0								Cor	nnec	t																

PSEL.IO0

Address offset: 0x530

Pin select for serial data MOSI/IO0.

Serial data output (MOSI) during single mode, or serial data IO0 during quad mode

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID				С																										E
Res	et 0x	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/ W	Field	Value ID	Va	lue							Des	scrip	tion																
Α	RW	PIN		[0.	.31]							Pin	num	ber																
В	RW	PORT		[0.	.1]							Por	t nur	nbei	,															
С	RW	CONN	NECT									Cor	nnec	tion																
			Disconnected	1								Dis	conn	ect																



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID				С																										В
Res	set 0x	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/ W	Field	Value ID	Va	lue							Des	script	tion																
			Connected	0								Cor	nnec	t																

PSEL.IO1

Address offset: 0x534

Pin select for serial data MISO/IO1.

Serial data input (MISO) during single mode, or serial data IO1 during quad mode

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5
ID				С																									В
Re	set 0x	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID	R/ W	Field	Value ID	Val	lue							Des	cript	tion															
А	RW	PIN		[0	.31]							Pin	num	ber															
В	RW	PORT		[0	.1]							Por	t nur	nber	,														
С	RW	CONN	NECT									Сог	nnec	tion															
			Disconnected	1								Disc	conn	ect															
			Connected	0								Сог	nnec	t															



PSEL.IO2

Address offset: 0x538

Pin select for serial data WP/IO2.

In single mode, this pin can control Write protect (WP, active low).

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5
ID				С																									Е
Re	set 0x	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID	R/ W	Field	Value ID	Val	lue							Des	script	tion															
А	RW	PIN		[0	.31]							Pin	num	ber															
В	RW	PORT		[0	.1]							Por	t nur	mbei															
С	RW	CONN	NECT									Сог	nnec	tion															
			Disconnected	1								Disc	conn	ect															
			Connected	0								Cor	nnec	t															

PSEL.IO3

Address offset: 0x53C

Pin select for serial data HOLD/IO3.

In single mode, this pin can can pause the device (HOLD, active low).



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6
ID				С																									
Res	et OxF	FFFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/ W	Field	Value ID	Val	lue							Des	crip	tion															
А	RW	PIN		[0	31]				Pin	num	ber																		
В	RW	PORT		[0	1]							Por	t nur	nbei															
С	RW	CONN	IECT									Cor	nnec	tion															
			Disconnected	1								Dis	conn	ect															
			Connected	0								Cor	nnec	t															

XIPOFFSET

Address offset: 0x540

Address offset into the external memory for Execute in Place operation.

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0x(00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
A	RW	XIPOF	FSET										dress tiple		set in	to th	ie ex	tern	al m	nemo	ory f	or Ex	xecu	ıte ir	n Pla	ice d	per	atio	n. V	'alue	e mu

IFCONFIG0

Address offset: 0x544



Interface configuration.

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID																							Е					D	С	В
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	script	tion																
А	RW	READ	OC									Coi	nfigu	re ni	umbe	er of	dat	a lin	es a	ınd d	opco	ode u	used	for	read	ding].			
			FASTREAD	0								Sin	gle d	ata	line S	SPI. I	FAST	_RE	AD ((opc	ode	0x0	В).							
			READ2O	1								Du	al da	ta liı	ne SF	PI. RI	EAD	20 ((opc	ode	0x3	В).								
			READ2IO	2								Due	al da	ta liı	ne SF	PI. RI	EAD	210	(opc	code	e OxE	3B).								
			READ4O	3								Qu	ad d	ata	line S	SPI. I	REAI	040	(op	code	e 0x	6B).								
			READ4IO	4								Qu	ad d	ata	line S	SPI. I	REAI	D4IC) (op	ocod	le 0×	(EB).								
В	RW	WRITI	EOC									Coi	nfigu	re nı	umbe	er of	dat	a lin	es a	ınd c	opco	ode u	ısed	for	writ	ing.				
			PP	0								Sin	gle d	ata	line S	SPI. I	PP (d	opcc	ode (0x02	?).									
			PP2O	1								Du	al da	ta liı	ne SF	PI. PI	P2O	(op	code	e 0x/	A2).									
			PP4O	2								Qu	ad d	ata	line S	SPI. I	PP40) (o _l	рсос	de Oz	x32).									
			PP4IO	3								Qu	ad d	ata	line S	SPI. I	PP4I	O (o	рсо	de 0)x38)).								



Bit	numb	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
ID																			Е					D	С	В				
Res	et 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							De	scrip	tion																
С	RW	ADDR	MODE									Ad	dress	ing ı	mode	е.														
			24BIT	0								24-	bit a	ddre	essing].														
			32BIT	1								32-	bit a	ddre	ssing	g.														
D	RW	DPME	NABLE									End	able (deep	pov	ver-c	dowr	n mo	ode	(DP/	M) fe	eatui	re.							
			Disable	0								Dis	able	DPM	∧ fea	ture.														
			Enable	1								End	able I	DPM	l feat	ture.														
Е	RW	PPSIZI										Pag	ge siz	e fo	r con	nma	nds	PP, I	PP20	O, PF	P40	and	PP4	11O.						
			256Bytes	0								256	byte	es.																
			512Bytes	1								512	byte	s.																

XIPEN

Address offset: 0x54C

Enable Execute in Place operation.



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Re	set 0x(00000	001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
А	RW	XIPEN										Wh	en d	isab	AHB led, (Acce	acce	ess to	o ext	terno	al me	emo	ry is	only	' av	ailak	ole t	thro	ugh			
			Disable	0								Disc	able	XIP	inter	face															
			Enable	1								Enc	ıble)	KIP i	nterf	ace															

XIP_ENC.KEY0

Address offset: 0x560

Bits 31:0 of XIP AES KEY

Bit	ID A A A A A A A A A A A A A A A A A A A														4										
ID			A A A A A A A A A A A A A A A A A A A															A							
Res	et O	k0000																0							
ID		Field		Val	lue							Des	crip	tion											
А	W	KEY0										Bits	31:0	of)	(IP A	ES k	ŒY								

XIP_ENC.KEYI

Address offset: 0x564

Bits 63:32 of XIP AES KEY



ID														9	8	7	6	5	4 3												
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Re	et O	k0000	0000	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0 (
ID		Field		Va	lue							Des	cript	tion																	
А	W	KEYI										Bits	63:3	32 of	: XIP	AES	KEY	′													

XIP_ENC.KEY2

Address offset: 0x568

Bits 95:64 of XIP AES KEY

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3
ID				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															Α	A											
Res	et O	k0000																0 0													
ID	R/ W	Field	Value ID	Va	lue							Des	cript	ion																	
А	W	KEY2										Bits	95:6	64 of	XIP	AES	KEY	1													

XIP_ENC.KEY3

Address offset: 0x56C

Bits 127:96 of XIP AES KEY

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	;
ID				Α	Α																Α	Α	4									
Res	et O	x0000	0000	0	0																0	0										
ID	R/ W	Field	Value ID	Va	lue							Des	crip	tion																		
А	W	KEY3										Bits	127:	96 o	f XIP	AES	S KE'	Y														



XIP_ENC.NONCE0

Address offset: 0x570

Bits 31:0 of XIP NONCE

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Re	set O	x0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	crip	tion																	
А	W	NONG	CEO									Bits	31:0	of)	XIP N	ION	CE														

XIP_ENC.NONCEI

Address offset: 0x574

Bits 63:32 of XIP NONCE

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Res	et O	k0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID	R/ W	Field	Value ID	Va	lue							Des	cript	tion																	
А	W	NON	CEI									Bits	63:3	32 of	XIP	NOI	NCE														

XIP_ENC.NONCE2

Address offset: 0x578

Bits 95:64 of XIP NONCE



Bit	num	ber		25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3						
														Α	A																
															0 (
ID		Field		Va	lue							Des	cript	tion																	
А	W	NONG	CE2									Bits	95:6	54 of	f XIP	NO	NCE														

XIP_ENC.ENABLE

Address offset: 0x57C

Enable stream cipher for XIP

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID		Des	cript	ion																								
А	RW	W												or di	sable	e stre	eam	cipł	ner f	or X	IP										
			Disabled	0								Disc	able	stred	am c	iphe	r for	· QS	PI XI	Р											
			Enabled	1								End	ıble s	strec	ım ci	pher	for	QSF	PI XII	5											

DMA_ENC.KEY0

Address offset: 0x580

Bits 31:0 of DMA AES KEY



Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3
														Α	A																
Re	set O	k0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
ID		Field		Va	lue							Des	cript	tion																	
А	W	KEY0										Bits	31:0	of [DMA	AES	KE)	Y													

DMA_ENC.KEYI

Address offset: 0x584

Bits 63:32 of DMA AES KEY

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Res	et O	k0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	crip	ion																	
А	W	KEYI										Bits	63:3	32 of	: DM	A Al	ES K	EY													

DMA_ENC.KEY2

Address offset: 0x588

Bits 95:64 of DMA AES KEY

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Re	et O	x0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
ID	R/ W	Field	Value ID	Va	lue							Des	crip	tion																	
A	W	KEY2										Bits	; 95:ć	64 o	f DM	A Al	ES K	EY													



DMA_ENC.KEY3

Address offset: 0x58C

Bits 127:96 of DMA AES KEY

E	3it ı	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
														Α	Α	1																	
F	Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0	(
1	D		Field		Va	lue							Des	cript	tion																		
,	Δ	W	KEY3										Bits	: 127:'	96 o	f DM	IA A	ES K	ŒΥ														

DMA_ENC.NONCE0

Address offset: 0x590

Bits 31:0 of DMA NONCE

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Res	et O	k0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID	R/ W	Field	Value ID	Va	lue							Des	cript	tion																	
А	W	NON	CEO									Bits	31:0	of [DMA	NO	NCE														

DMA_ENC.NONCEI

Address offset: 0x594

Bits 63:32 of DMA NONCE



Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3
														Α	A																
															0 (
ID		Field		Va	lue							Des	cript	ion																	
A	W	NONG	CEI									Bits	63:3	32 of	: DM	A N	ONC	Œ													

DMA_ENC.NONCE2

Address offset: 0x598

Bits 95:64 of DMA NONCE

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Res	et Ox	c0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
А	W	NONG	CE2									Bits	95:6	54 of	f DM	A N	ONC	CE													

DMA_ENC.ENABLE

Address offset: 0x59C

Enable stream cipher for EasyDMA

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
R/																															
Res	Reset 0x00000000															0	0	0													
ID	R/ W	Field	Value ID	Va	lue							Des	cript	ion																	
А	RW	ENAB	LE									Enc	ıble	or di	sable	e stre	eam	cipl	her f	or E	asyD	MA									



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																															
Re	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
			Disabled	0								Disc	able	stred	am c	iphe	r for	· QSI	PI Ec	asyD	MA										
			Enabled	1								Enc	ıble s	strec	ım ci	pher	for	QSF	PI Ea	syD/	MA										

IFCONFIGI

Address offset: 0x600

Interface configuration.

Bit	D D D D C B eset 0x00040480 0 0 0 0 0 0 0 0 R/ Field Value ID Value							24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4			
ID				D	D	D	D			С	В																	Α	Α	Α	Α
Res	set 0x	00040	480	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	0
ID		Field		Va	lue							Des	cript	ion																	
А	RW	SCKD	ELAY	[0	255]								imur ue is														efore	e it c	an g	go l)WC
В	RW	DPME	N									Ente	er/ex	it de	ер р	owe	r-do	wn	moc	de (C)PM)) for	exte	erna	l flas	sh n	nem	ory.			
			Exit	0								Exit	DPA	۸.																	
			Enter	1								Ente	er DF	PM.																	
С	RW	SPIMO	DDE									Sele	ect S	Pl m	ode.																



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				D	D	D	D			С	В																	Α	Α	Α	A
Res	et 0x(000404	480	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	0
ID	R/ W	Field	Value ID	Val	lue							Des	scrip	tion																	
			MODE0	0											ıta ar ıf clo								g ed	ge (and	dat	a is	out	put	on (a fo
			MODE3	1											ta ar		-						g ed	ge (and	dat	a is	out	put	on (a fo
D	RW	SCKFF	REQ	[0	15]							SCI 1)).	K free	quer	ncy is	der	rived	fror	m PC	CLKI	92M	with	n SC	K fr	eque	ency	y =	PCL	K192	2M /	(2

STATUS

Address offset: 0x604

Status register.

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				С	С	С	С	С	С	С	С																				
Res	set O	x0000	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	crip	tion																	
А	R	DPM										Dee	ep po	ower	-dow	/n m	ıode	(DF	PM) :	statu	ıs of	exte	erna	l fla	sh.						
			Disabled	0	Value Description Deep power-dow																										
			Enabled	1								Exte	ernal	flas	h is i	n Df	PM.														



Bit	numl	ber	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4							
ID	C C C C C C C C C C C C C C C C C C C																														
Res	C C C C C C C C C C													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID		Field		Des	crip	tion																									
В	R	READ	(Rec	ady s	tatu	S.																							
					PI pe er/ex	-	eral i PM.	s red	ady.	It is	allo	wed	to ti	rigge	er ne	ew to	asks	, wr	iting	g cu	stor	m in	ıstru								
			BUSY					eral i DPM		ısy. l	t is r	not c	ıllow	ed to	o trig	gger	any	y ne	w to	asks	, wr	iting	g cu	ıstor							
С	R	SREG													ernal field										he e	xter	nal	flas	h h	as t	wo

DPMDUR

Address offset: 0x614

Set the duration required to enter/exit deep power-down mode (DPM).

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	set 0x	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/ W	Field	Value ID	Val	lue							Des	cript	ion																	
А	RW	ENTER	3	[0	.0xFF	FF]									eded given	,							PM.								
В	RW	EXIT		[0	0xFF	FF]						Dur	ation	n ne	eded	by (exte	rnal	flas	h to	exit	DPM	۸.								



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Re	set 0x	FFFFF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/ W	Field	Value ID	Val	ue							Des	cript	ion																	
												Dur	ation	n is g	given	as I	EXIT	* 25	56 *	31.2	5 ns.										

ADDRCONF

Address offset: 0x624

Extended address configuration.

Bit	numb	er		24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5							
ID								F	Е	D	D	С	С	С	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	A
Re	set 0x	00000	0B7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1 1
ID	R/ W	Field	Value ID	Va	lue						Des	cript	tion																	
A	RW	OPCC	DDE	[0x	kFF0]						Ор	code	tha	t ent	ers t	he 3	32-bi	t ad	dres	sing	mod	de.							
В	RW	BYTEC)	(0x	κFF0]						Byte	e 0 f	ollov	ving	opco	ode.													
С	RW	BYTEI		(0x	κFF0]						Byte	e I fo	llow	ing k	oyte	0.													
D	RW	MODE	Ē									Exte	ende	d ac	ldres	ssing	mod	de.												
			Nolnstr	0								Do	not s	send	any	inst	ructi	on.												
			Opcode	1								Sen	d op	cod	e.															



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID	Reset 0x000000B7													С	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	Α	1
Res	set 0x	00000	0B7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
ID		Field	Value ID	Va	lue							Des	cript	tion																	
			OpByte0	2								Ser	nd op	cod	le, BY	TEO															
			All	3								Ser	nd op	cod	le, BY	TE0	, BY	TE1.													
Е	RW WIPWAIT													wri	te co	mple	ete b	pefor	e se	ndir	ng co	omm	and								
			Disable	0								No	wait	•																	
			Enable	1								Wa	it.																		
F	RW	WREN	I									Ser	nd W	REN	l (wri	te er	nabl	e op	cod	e 0x	:06)	befc	ore ir	nstru	uctio	n.					
			Disable	0								Do	not s	senc	d WR	EN.															
			Enable	1								Ser	nd W	REN	l.																

CINSTRCONF

Address offset: 0x634

Custom instruction configuration register.

A new custom instruction is sent every time this register is written. The READY event will be generated when the custom instruction has been sent.



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID																		н	G	F	Е	D	С	В	В	В	В	Α	Α	Α	Α
Res	set 0x(000020	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
ID	R/ W	Field	Value ID	Va	lue							Des	cript	ion																	
А	RW	OPCC	DDE	[0	.255]							Ор	code	of (Custo	om ir	nstru	ctio	n.												
В	RW	LENG	TH									Len	gth (of cu	uston	n ins	truct	ion	in n	umk	per o	f byt	es.								
			1B	1								Ser	ıd op	cod	le on	ly.															
			2B	2								Ser	ıd op	cod	le, Cl	NSTI	RDA ⁻	ГО.Е	BYTE	0.											
			3B	3								Ser	id op	cod	le, Cl	NSTI	RDA	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	0.BY	TEI.						
			4B	4								Ser	ıd op	cod	le, Cl	NSTI	RDA ⁻	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	0.BY	/TE2.						
			5B	5								Ser	ıd op	cod	le, Cl	NSTI	RDA ⁻	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	0.BY	/TE3.						
			6B	6								Ser	ıd op	cod	le, Cl	NSTI	RDA ⁻	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	1.BY	TE4.						
			7B	7								Ser	id op	cod	le, Cl	NSTI	RDA	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	1.BY	TE5.						
			8B	8								Ser	id op	cod	le, Cl	NSTI	RDA ⁻	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	1.BY	TE6.						
			9B	9								Ser	id op	cod	le, CI	NSTI	RDA ⁻	ГО.Е	BYTE	0 ->	> CIN	ISTRI	DAT	1.BY	TE7.						
С	RW	LIO2		[0	.1]							Lev	el of	the	IO2	pin (if co	nne	cted	l) dı	uring	trar	nsmis	ssior	n of	cus	tom	inst	ruct	ion.	



Bit	numb	er		31	30	2	29 28	3 2	7 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID	R																		н	G	F	Е	D	С	В	В	В	В	Α	Α	Α	Α
Res	No									0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
ID		Field			Des	cript	tion	1																								
D	RW	LIO3		[0	1]								Lev	el of	the	e IO3	pin ((if co	onne	cted	l) du	ıring	trar	nsmi:	ssio	n of	cus	tom	inst	ruct	ion.	
Е	RW	WIPW	/AIT										Wa	it for	wr	ite co	mple	ete k	oefoi	e se	ndir	ng co	omm	iand								
			Disable	0									No	wait																		
			Enable	1									Wa	it.																		
F	RW	WREN	1										Sen	d W	REN	۷ (wri	te er	nabl	e op	cod	e 0x	:06)	befc	ore ir	nstru	ıctio	n.					
			Disable		Do	not s	sen	d WR	EN.																							
			Enable			Sen	d W	REN	٧.																							
G	RW	LFEN														g frar he LF				hen	ena	blec	l, a c	custo	om i	nstru	ıctio	on ti	ans	actio	on h	as
			Disable	0									Lon	g fro	ame	e mod	le di	sabl	ed													
			Enable	1									Lon	g fro	ame	e mod	le er	nable	ed													
Н	RW	LFSTC)P										Stop	o (fir	naliz	ze) loi	ng fr	ame	e tra	nsac	tion											



E	3it ı	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
1	D																		н	G	F	Е	D	С	В	В	В	В	Α	Α	Α	Α
F	Res	et Ox	000020	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	D	R/ W	Field	Value ID	Va	lue							Des	cript	tion																	
				Stop	1								Sto	0																		

CINSTRDATO

Address offset: 0x638

Custom instruction data register 0.

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				D	D	D	D	D	D	D	D	С	С	С	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	Α	Α
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field Value ID Value									Description																				
А	RW	BYTEC	/TE0 [00xFF]								Dat	a by	te 0																		
В	RW	BYTEI	TEI [00xFF]								Data byte 1																				
С	RW	BYTE2)	[00xFF]								Data byte 2																			
D	RW	вутез	3	[00xFF]								Data byte 3																			

CINSTRDATI

Address offset: 0x63C

Custom instruction data register 1.



Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
ID				D	D	D	D	D	D	D	D	С	С	С	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	Α	Α
Res	set 0x	00000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/ W	Field Value ID Value									Description																				
А	RW	BYTE4 [00xFF]								Data byte 4																					
В	RW	BYTE5	BYTE5 [00xFF]									Data byte 5																			
С	RW	ВҮТЕ)	[00xFF]								Data byte 6																			
D	RW	BYTE7	,	[00xFF]								Data byte 7																			

IFTIMING

Address offset: 0x640

SPI interface timing.

В	t numb	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	(1)
IC)																						Α	Α	Α							
R	eset Ox	00000	600	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
IC	R/ W	Field Value ID Value										Description																				
Α	A RW RXDELAY				0]							nur unt	nber Il the	of p	ed to presco ut se pled	aled rial (192 data	MH:	z cyc amp	cles oled.	dela For	y fro exar	m th	ne th	ne ri	sing	ed	ge d	of th	ie Sl	PI C	:lc

Electrical specification



Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
F _{QSPI,CLK}	SCK frequency			96	MHz
DC _{QSPI,CLK}	SCK duty cycle				%
F _{QSPI,XIP,16}	XIP fetch frequency for 16 bit instructions			24	MHz
F _{QSPI,XIP,32}	XIP fetch frequency for 32 bit instructions			12	MHz
tмон	External memory output hold time	1.0			ns

Figure 23. QSPI memory timing diagram

