Accelerated K-Nearest Neighbours Colour Classification System

Machine Learning hardware implementation using MiniZed, a Xilinx Zynq-7000 SoC

Advanced Digital Design 2020 (E5ADD)

Aarhus University, School of Engineering Campus Herning



Advisor: Morten Opprud Jakobsen (morten@ase.au.dk)

Handed in on 18th December 2020

Authors:

Steffen Præstholm Breinbjerg

Student id: 201700288

steffenpb@outlook.dk

Janus Bo Andersen

Student id: JA67494

janus@janusboandersen.dk

Summary

In this project, we implement a hardware-accelerated k-nearest neighbour classifier on a small Xilinx Zynq-7000 device, the Z7007S AP SoC on the MiniZed board from Avnet.

We first review the design methodology, and then do an exploration of modern Xilinx tools available to implement hardware-accelerated machine-learning algorithms on this device. It turns out that for the MiniZed, the most feasible approach is to use the 2019.1 toolchain to get the most rapid development flow.

Next, we analyse the k-nearest neighbours classifier (KNN) and its acceleration potential. It is a relatively simple, but in practice very powerful, classifier that is often used in real-world applications. We also develop a dataset of M&Ms colours, which is used for testing our implementation of the KNN.

To develop the system, we start with a base board file developed in Vivado 2019.1, and an envisioned conceptual design for the system. Using SDSoC and HLS, we then implement the classifier, and hardware-accelerate the most compute-intensive part of its algorithm. The classifier is partitioned so the parallelizable work is in PL, and the sorting/search part of the algorithm, along with a small interface giving the user a choice of the hyperparameter *K*, is run in the PS. The algorithm is verified to perform correctly versus a benchmark implementation in Matlab.

The final system is based on a design space exploration. During this process, we refine an accelerator design that achieves 7.4x speed versus a similar implementation on the PS, for a problem size of classifying a 64-dimensional vector in a space of 1024 64-dimensional reference vectors. Considering that the accelerator runs at 100 MHz in the PL, and the Arm Cortex-A9 runs at 667 MHz with SIMD instructions in the PS, it is a very significant gain.

When running the final tests on the M&Ms dataset, the final performance gain is around 6.9x.

In all, it turns out that there is a high number of tuneable factors in achieving meaningful speed-ups, among which are clock frequency of the accelerator, efficient design of data motion between PS and PL, efficient algorithmic design, loop, pipelineand dataflow optimizations and in general structuring the size of the problem.

Further work remains to explore the design-space fully.

Table of Contents

1	Introduction	1
2	Problem statement and requirements	2
3	Methodology	4
4	Toolchain exploration	6
5	Development flow	11
6	Analysis	12
7	Design	16
8	Test, deployment and final implementation	27
9	Verification	30
10	Discussion	31
11	Conclusion	31
12	Improvements and future work	31
13	Terminology	32
14	References	35
15	Appendices	36

1 Introduction

The purpose of the project is to gain practical problem-solving experience with hardware / software co-design using the **Zynq-7000 AP SoC** and Xilinx development tools. This SoC system combines a single-core Arm Cortex-A9 processor and Xilinx Artix-7 programmable logic (FPGA fabric).

The team has decided to focus on implementation of machine learning (ML). This is an area ideal for hardware acceleration due to the often highly parallelisable nature of ML algorithms, the typical requirements for high data throughput, and because ML algorithms are often deployed to small edge devices for use-cases that require real-time performance.

The specific focus is to develop a prototype **colour recognition system** using the **k-nearest neighbours** classifier. There is however nothing special about colours, as the colour of a pixel (or a neighbourhood of pixels) can be represented by a feature vector like any other typical classification problem, such as recognizing hand-written digits. So, the implemented solutions will have **general applicability**.

In normal practice, a dimensionality reduction technique such as Singular Value Decomposition (SVD) or Principial Components Analysis (PCA) is applied beforehand to bring the feature space to a manageable size, e.g. from millions of pixels in an image to 50-200 more meaningful features. Another effect is to reduce noise. When a set of feature vectors are transformed into a lower-dimensional feature space, the direct connection to what was observed is often lost anyway¹.

Nonetheless, colour recognition is a problem with relevance in industry, e.g. production (quality control, sorting machines), automotive (environment inference, self-driving cars), robotics (colour-based object tracking), and many other application areas. It is a problem of sufficient complexity such that it can be meaningfully accelerated using hardware, yet not too complex to detract from the main purpose of the project.

The project is part of the elective course "Advanced Digital Design" (E5ADD) on the 5th semester of the electronic engineering degree at Aarhus University, School of Engineering, Campus Herning. The advisor was associate professor Morten Opprud Jakobsen.

Abbreviations and acronyms used in this report are explained in the section preceding the references. References to literature and guides are stated using IEEE referencing.

٠

¹ This transforms the dimensionality of the actual samples into a feature space with reduced dimension. E.g. sampling image points as RGB-triplets with 8-connected neighbourhoods gives 27-dimensional feature vectors, as (1+8)*3=27. Reducing the dimensionality might yield a 9-dimensional feature space that adequately describes the variance of the data set. The 9 "new" features are combinations of the 27 "old" features, but it is not a priori clear how the new features will be constructed.

2 Problem statement and requirements

The problem is to co-design and implement part of a vision system to discriminate between different colours of M&Ms. The system-to-be must be implemented on the Zynq-7000 SoC.

2.1 Rich picture

The Rich Picture shows the envisioned application of the system-to-be (from original project pitch). The system-to-be is limited to the Zynq-7000-based colour classification system.




Figure 1: The system-to-be implements part of a vision system that can recognize and sort objects of different colours, in this case M&Ms. The system-to-be on the Zynq-7000 SoC is responsible for discriminating between the different colours.

2.2 Requirements

The system requirements are derived from the original project proposal and refined.

Table 1: Requirements specification and verification tests for the system-to-be

Req.	Requirement description	Verification test
1	The system must be able to separate	Run a test data set containing three
	more than two colours from the M&Ms	colours on the system. Algorithm must
	colour palette.	have same accuracy as benchmark KNN
		algorithm in Matlab using same data.
1-A	Nice-to-have improvement: All 5 colours	Same with all 5 colours.
	in the M&Ms colour palette can be	
	classified.	
2	The system must take as input sampled	Generate a dataset with 1024 reference
	image patches of RGB colour. The input	vectors and 50-60 features describing
	is structured as N-dimensional feature	RGB samples in an image patch. Test the
	vectors. The system must take R	dataset using a benchmark algorithm and

	reference vectors (training data) and Q	require the same performance from the		
	query vectors (to be classified), with R	Zynq system.		
	>> Q.			
3	Input is stored on the eMMC	No test.		
4	The system must output the recognised	Reverse functional test. The system		
	colour as text or code to a terminal.	outputs the errors when classifying		
		labelled data. The errors must be human-		
		readable in a terminal.		

2.3 Delimitations

The project must be within the 5 ECTS course limit, which only allows a relatively narrow scope. So, the project must be delimited, and a number of interesting aspects will not be considered due to scope/time constraints.

First, the acquisition problem (how to get images or pixel brightness values into the SoC in the first place) will not be considered. This would involve expanding the hardware platform with a camera. The acquisition problem is furthermore not *directly* considered central to the focus of the problem of *acceleration* using an SoC.

Second, and in relation to acquisition, we do not focus on image pre-processing on the SoC platform. So, the problem of algorithmically obtaining classifiable feature vectors from images is considered outside scope. This could involve de-noising, segmentation/region selection, and colour space transformations².

Third, we do make some attempts to tweak algorithms for higher efficiency, but mainly in terms of achieving fast interfaces to PS and leveraging SDS/HLS. We delimit the project from experimenting with the many more clever and efficient algorithms that e.g. partition matrices into multiple sub-blocks to achieve higher parallelism in derived hardware.

Fourth, we do not make VHDL testbenches to verify and validate the individual hardware blocks. The hardware is derived from C++ by HLS, so we test and verify from a software system level, meaning that we confirm that the entire accelerator flow gives correct results.

-

² In image processing it is not uncommon to use a different colour space than RGB, because RGB is sensitive to overall luminance (brightness) in a nonlinear way. I.e., illuminating an object at different luminance levels will affect the ratios between R, G and B values. This obviously makes it hard to use RGB values for classification in an environment where lighting is not stable. Transformation of RGB into the YCbCr colour space yields gives a specific luminance component (Y) and two colour/chroma components, red-difference and blue-difference. The latter are (more) stable for metrics and classification.

3 Methodology

3.1 Co-design method

We apply the double-roof model of co-design, which in short is a process of allocation, binding and scheduling [1]. It begins from the system level requirements, and branches out separate software and hardware design chains. Following this method, the developer successively refines the system synthesis by mapping functional/behavioural specs. to structural implementations.




Figure 2: The double-roof model of co-design is stepwise with successive hardware and software refinement steps [1].

The specific mapping tasks in the design process are detailed in Table 2.

Table 2: The three specific mapping steps in co-designing an embedded system.

Action	Involves	Specifically for this project
Allocation	Composing architecture. I.e.,	 Designing interfaces between
	selecting system resources, IP	blocks (see design chapter)
	blocks, libraries, interfaces and	 Selection of data movers and
	interconnections.	storage areas.
Binding	Mapping required functionality	 Partitioning the functionality onto
	to processing resources.	the PS (UI and sort/search) and PL
		(compute-intensive acceleration).
		 Binding MAC operations to DSP
		blocks in the PL.
Scheduling	Selecting timing for when	 Forcing concurrency using various
	functionality runs on a resource,	directives in SDS/HLS
	order of execution.	 Designing data flow to/from
		accelerator and loop timing inside accelerator.

3.2 High-level synthesis and SDSoC/Vitis method

In general, HLS is a design method for synthesizing high-level languages, e.g. C/C++, to RTL-level hardware descriptions, such as VHDL. It supports HW design from a higher level of abstraction than available with HDLs, allowing the developer to focus on behavioural and algorithmic aspects of the design, and to perform rapid design space exploration. Xilinx offers different tools that support this design method, among others SDSoC and Vitis³.

SDSoC and Vitis are tools and methods to manage resources and perform HLS as a <u>co-design</u> <u>process</u>. That is, to design a full system partitioned across PS and PL in the SoC.

With this tool, the "system compiler generates an application-specific system-on-chip by compiling application code written in C or C++ into hardware and software that extends a target platform". And the developer can "employ the SDSoC (or Vitis) tools to customize the platform with application-specific hardware accelerators and data motion networks" [2].

In other words, the co-design flow using SDSoC is:

- Design a base hardware platform in Vivado, including necessary PS and PL blocks.
- BSP, FSBL and OS (or just standalone/bare-metal) are generated using SDK, or via SDSoC / Vitis.
- Application code is written or imported in SDSoC / Vitis.
- On a functional level, developer identifies functions for hardware acceleration (PL).
- Accelerated functions are synthesised to HDL and integrated into HW platform.
- HW platform is synthesized and implemented into a bitstream, and the software is compiled to an ELF file. Both are packaged for deployment to the device, along with an FSBL.
- Profiling tools are used to evaluate the system.
- System refinement is iterative, the design space is explored, and the system is potentially re-partitioned.

As described, the SDSoC/Vitis flow supports the double-roof method well. In the next chapter, possible toolchains are explored further to choose one for system implementation.

³ Other than SDSoC: Vivado HLS for HW design from C/C++/SystemC straight to HDL, SDAccel for OpenCL acceleration, and Vitis HLS (since late-2019) encompassing both direct HLS to HDL or HW/SW co-design.

4 Toolchain exploration

Working with Xilinx hardware/software development opens for a large toolbox, which require a lot of in-depth knowledge. Furthermore, Xilinx releases new versions of their development tools several times a year, with changes to workflow, structure etc. Additionally, a newer version might course problems with already designed hardware or software e.g. Hardware IP's or Board Support Packets (BSP). It's essential to understand that, at some point a decision is needed on what version you are developing on. This section shows some of the work spend on exploring a different version vs. the introduced version used in the course E5ADD. The main idea is to get an understanding if it's feasible for the target platform Minized.

The course E5ADD was based on material and exercises for 2019.1 delivered by Avnet. The 2019.2 version introduced a replacement for the SDK with Vitis. For this exploration we dive into the 2020.1 version and try some of the new features relevant for this project. Specifically, we look at *Vitis AI* and the new workflow for *Vitis and Vitis HLS*.

4.1 Vitis HLS

A required element to work with Vitis HLS is Petalinux, which is a small embedded linux *OS* made for Xilinx processing system.

Building the petalinux requires command line tool, and either BSP or hardware design from Vivado. There is an available BSP from Avnet to 2020.1 [3]. See Figure 3. This is the full design block with Wifi, Bluetooth, GPIO, AXI and system clocks. The most important blocks for the accelerated design are system clocks and AXI-bus, everything else can be removed if not needed to save space on the PL. Furthermore, there is added an IP-block for SD-card [4] to the design (Left side of the figure).

When the hardware design is ready, the Petalinux project can be created, configured for the hardware design. See Figure 4. In order to make petalinux support acceleration and boot from SD it's nessecary to configure the petalinux before building, with different boot arguments, define root filesystem type and add additional packages.

Following packages are needed:

- Xrt (Xilinx Runtime) [5]
- xrt-dev
- zocl
- opencl-headers-dev
- opencl-clhpp-dev

Finally, Linux can be built, and booted on target. If successful an SDK can be generated for Vitis environment to start developing software for the PS and accelerated design for PL.




Figure 3 - Full Block diagram Petalinux




Figure 4 - Workflow for Petalinux. Right side shows commands given.

Workflow for the Vitis environment:

- Create platform project based on the Vivado design and set Linux as operating system.
- Set relevant paths for Boot files, Bit-streams and sysroot created by SDK.
- Make new application based on the Linux platform.

The new application is now ready to implement hardware with code written in C/C++. Best practice is to use the Vitis HLS tool that can generate hardware kernels for Vitis and IP-blocks for Vivado. Like previous versions of HLS, it can simulate, debug and test the code/algorithm and give detailed information about hardware use (LUTS, DSP etc) and time constraints. When built, it can be exported as Vitis Kernel (.xo) file, which can be linked by the Vitis compiler in the application acceleration flow [6].

Following the above workflow, it was possible to boot Linux on target platform but failed in enabling hardware acceleration. At this point it's hard to pinpoint where it went wrong, but something suggest it might be the petalinx-build with the required packages not loaded correctly. Given the lack of examples/guides (Vitis 2020.1), for the Minized, on this subject, and the lack of knowledge and experience makes it hard to debug. Generally, Xilinx and Avnet does provide a lot of information and guides for Vitis, but only for newer Xilinx products. With the time scope for this course in mind, the unknown amount of time required to solve the problem and implement HLS C/C++, it was decided to not go further with this.

4.2 Vitis AI with DPU

Vitis AI is a development environment for accelerating AI on hardware. Xilinx offer two different approaches either for edge (on target) or cloud, where focus is on *edge* for this project. Figure 5 shows the development flow overview. Vitis AI consist of IP cores, tools, libraries, models and examples designs. There is a range of already optimized models ready to use in the *Xilinx modelzoo* [7]. If a custom model is needed it's possible to build through e.g. Tensorflow.




Figure 5 - Vitis AI Flow [8]

Looking into the *edge* development flow there are two tools needed: The Deep Processing Unit (DPU) and Deep Neural network Development kit (DNNDK). The DPU is an IP-Core which can be integrated into Vivado design. DNNDK [9] provide pruning, quantization, compilation, optimization, run time support for models generated by e.g. Tensorflow and C/C++ API's for handling DPU kernels.




Figure 6 shows flow for edge development.

- 1. DPU can be integrated into custom board design. Hardware clocks, reset, and interrupts in the HW-design is necessary.
- 2. Final hardware design can be integrated with Petalinux. See Figure 4 for Petalinux flow. In order to make petalinux enable to use the DPU-core packages are needed in the linux build. (See DPU field to the right figure) Additionally, it's required to configure the device-tree.
- 3. Creating tensorflow/caffe model. This is not relevant for this project and will not be discussed further.
- 4. Using DNNDK to optimize and quantize the model for the target device.
- 5. Implement Code in Vitis using DNNDK API to manage the DPU. See Figure 7.




Figure 7 - Example on DNNDK API Routines

The above gives a small idea on how to create an accelerated flow with Vitis AI.

As mentioned before Xilinx have many designs examples, prebuild SD-images and optimized algorithms ready to launch on different Xilinx platforms but not the Minized. Looking at design examples it's raises a concern if the Minized fabric have enough space for DPU. The smallest design found in the examples used approx. 30k LUTS where the Minized only have approx. 14K. According to Xilinx own documentation *PG338* [10] it's possible to make the DPU fit on

Zynq-7000. Although with no examples and no optimized models made for the zynq-7000 series, it will require a lot of work, just to figure that the DPU might be too big to fit on the Minized fabric. With an unknown success rate to fit the DPU on target and with the time scope considered is was concluded not to go further with Vitis AI for this project.

4.3 Conclusion on choice of toolchain

Based on the above discussion and review of Vitis, and given that most MiniZed training materials are directed at the 2019.1 (or earlier) versions of Xilinx tools, we have decided to use the 2019.1 toolchain for the system development and implementation.

So, the toolchain for this project is:

- Vivado 2019.1 for base hardware development.
- SDSoC 2019.1 to:
 - o Manage system-level resources, interfaces and handle co-design.
 - Manage Arm compiling using SDK 2019.1.
 - Manage Vivado 2019.1 HLS for cross-compiling C++ algorithms to HDL to get hardware acceleration.
 - o Initiate Vivado 2019.1 for hardware synthetization and bitstream generation.
- XSCT for deployment.

This also means that Vitis cannot be used, as versions from 2019.2 and later are incompatible with projects from 2019.1 and earlier. There is a conversion feature, but in our experience it does not fully work.

We will be creating the system as a standalone, because while PetaLinux is interesting, it is not necessary for the 2019.1 development flow, and would thus more be an unnecessary complication.

5 Development flow

The activity flow for the system development covers the analysis and iterative designimplementation process. The flow for the development is in Figure 8.




Figure 8: Analysis and iterative design-implementation process for development of the colour classification system

These "blue" steps are documented in the "Analysis" chapter. The green steps are documented in the "Design" and "Implementation" chapters.

6 Analysis

6.1 Image acquisition and M&Ms dataset

Using a DSLR, 32 images were acquired of M&Ms from a single package. The camera position was fixed, and lighting conditions were stable. Using Matlab, the images were pre-processed and labelled, resulting in the 32 cropped JPEG images in Figure 9.




Figure 9: The M&Ms dataset contains 32 images, with samples for all of the 5 M&Ms colours.

The surface of each pictured M&M is not flat/uniform, so sampling different pixels will give different RGB values. To get a robust (realistic) KNN classifier, RGB values from 21 pixels are sampled, so feature vectors have dimension N = 3.21 = 63. Locations are chosen randomly with a bivariate Gaussian distribution centred around the image midpoint. Changing the variance (sampling dispersion) can yield a more or less noisy dataset. An example of sampling is shown in Figure 10. In this example, 5 of 21 samples miss the M&M, introducing noise.




Figure 10: Sampling RGB values of 21 pixels in image 32. The red crosses mark sampled pixels.

To get a large reference set (training) and a different query set (test), each image is sampled multiple times, each time at new random pixels. In total, the dataset comprises:

- A reference set X matrix of size 1024 x 63
 - 1024 reference vectors (each image sampled 32 times)
 - Each reference vector has 21 RGB samples, giving 63 integer values.
- A corresponding y vector holds the 1024 labels.
- A query set Xq matrix of size 100x63
 - Query vectors of the same dimension as references, but sampled at different locations
- A corresponding y_q vector holds the 100 labels.

Code to generate the dataset is in appendix 15.1. Code to store the data as flat files for header files is in appendix 15.2.

6.2 K-Nearest Neighbour classifier

K-nearest neighbours (KNN) is a supervised learning algorithm for classification of observations into one of a number of pre-defined classes. In this project, there are 5 classes, each of the colours of the M&Ms.

It is a relatively simple algorithm to implement. It computes the distance from a query vector (test vector) to all reference vectors. The K smallest distances are found along with a list of corresponding labels. The query vector is classified as belonging to whichever class is the most frequent in the labels list. Typically, the distance metric is the Euclidian distance, or L_2 norm, so for query vector q and reference vector r, the distance d is across all components as

$$d = ||q - r|| = \sqrt{(q - r)^T (q - r)} = \sqrt{\sum_{i=1}^{N} (q_i - r_i)^2}$$

For classification, it is not necessary to take the square root as that is monotonic function, so that will also be omitted in our implementation, and we will use d^2 also just called d2.

The hyperparameter K sets how many neighbours to search for. For a general choice of K, a list of distances is sorted to find the K smallest values. If the labels are not sorted along with this list, a subsequent search of the nearest neighbour indices in the unsorted vector and a translation of the indices to labels will also be required.

An algorithm with K = 1 is easier as that only requires tracking one least distance and its corresponding label. It is however also sensitive to noise, outliers and single miss-classifications in the reference set.

The main algorithm for hardware acceleration is the general KNN algorithm. A KNN with fixed K = 1 is used for comparison in some places. Both are useful in practice, and it will be interesting to understand the differences in acceleration characteristics.

6.2.1 Algorithm prototyping and verification

In appendix 15.3, Matlab prototype implementations for the two algorithms are developed, and tested against a Matlab built-in KNN classifier on the M&Ms dataset.

These algorithms will be ported to C++ for the implementation on the Zynq-7000.

The prototype algorithms perform as the Matlab benchmark, as shown Table 3. The two prototypes are considered OK, and the same performance will be required when running on the SoC.

Table 3: Comparison of prototype algorithms versus Matlab built-in benchmark implementation

Model	Own implementation	Matlab built-in benchmark implementation
KNN <i>K</i> = 1	Accuracy = 97% Missed = {22, 48, 49}	Accuracy 97% Missed = {22, 48, 49}
KNN general, K = 3	Accuracy = 98% Missed = {49, 64}	Accuracy = 98% Missed = {49, 64}

The above data shows that setting the hyperparameter K = 3 gives a slightly more robust classifier, and also underlines why the general algorithm is the main focus.

6.2.2 Computational complexity and memory operations

Consider the problem of computing the KNN with R reference vectors with feature-dimensionality of N, and finding K nearest neighbours. Using FF/BRAM and DMA for the general KNN (see Figure 11 in the design chapter), and perhaps just a register and AXI-Lite for the K = 1 version, the two algorithms are compared on typical and asymptotic computational complexity and memory operations in Table 4.

Table 4: Comparison of computational complexity and memory operations for the two implemented algorithms

		Computational operations	PL memory operations ¹	
Algorit	:hm			
KNN fo	or <i>K</i> = 1	1. R references times (N	3. Much fewer than R	
1.	Compute sq.dist.	subtractions + N	cases where current dist	
2.	Compare to previous	multiplications).	is better than previous	
	best		best: < R register write	
3.	Save index and value	2. R comparisons.	operations.	
	for current best			
	neighbour		4. K = 1 write operation	
4.	Return result from		to PS over AXI.	
	HW			
		All cases: 2NR+R ~ O(NR)	Worst case: R+1 cheap	
			writes to a register	

KNN for general K	1. 2NR (as above).	2. R expensive write	
 Compute sq. dist 		operations to FF/BRAM.	
2. Stores each	4. R log ₂ (R), as C++ uses	3. R expensive write	
computed sq.dist.	Quicksort as standard.	operations to PS over	
Return result from	5. Naïve binary search K times:	AXI or DMA.	
HW	$K \log_2(R)$.		
4. Sort list to extract <i>K</i>	6. Tally across K neighbours and		
nearest distances	find highest vote: K additions +		
5. Find indices of <i>K</i>	K comparisons.		
nearest neighbours			
from least distances	Typical case:	All cases:	
6. Voting algorithm	$2NR + R \log_2(R) + K \log_2(R) + 2K$	2R <u>expensive</u> write	
	$\sim O(N (R + \log_2(R)))^2$	operations to FF/BRAM	
		and DMA/AXI	

Notes:

For the dataset used in this project, the general KNN with say K = 3, N = 63, and R = 1024, will require about 139,000 calculations and 2048 expensive write operations (FF/BRAM and DMA/AXI), where the simpler KNN with K = 1 will require about 130,000 calculations but only worst-case 1024 cheap writes (to a register).

Two conclusions:

- The general KNN has additional 9000 operations (+7%) for sort/search, which are handled by PS.
- The main difference is the much larger amount of expensive memory operations required for the general KNN.

Clearly it must be expected that the general KNN is slower in hardware than the K = 1 version.

6.3 Analysis of hardware platform and constraints for design

- PS: Zynq SoC processing system
 - Single-core Arm Cortex-A9 with SIMD instructions
 - Can handle complex computation, and OK to use for sorting/searching.
 - 512 MB DDR, 128 MB QSPI, 8 GB eMMC
 - Plenty for storing the dataset however we choose to implement it.
- PL: Artix-7
 - o LUTs: 14400
 - Footprint of logic must be kept relatively small.
 - Fabric size too small for large DPU, too small for large CNN
 - o DSP slices: 66
 - These are most likely ideal for the MAC operatios in the KNN.
 - o BRAM: 100 x 18K

¹⁾ Not considering the fetching of 1 query vector (N memory reads), and the R reference vectors (NR memory reads), which is similar for both algorithms.


²⁾ As typically $K \ll N \ll R$, the contribution from 2K and $K \log_2(R)$ are disregarded asymptotically.

7 Design

The key design goal for the system is to obtain faster performance than software-alone by accelerating the KNN algorithm in hardware, and therefore the design must:

- Optimize movement of data in/out of PL.
- Optimize concurrency in the KNN hardware.
- Subject to design constraints from the available resources in the z7007s, particularly LUTs and BRAMs available in the FPGA.

Figure 11 shows the system design as a block diagram on a conceptual level, based on the team's assumption that DMA is the fastest way to move data in and out of the PL, and assuming that BRAM is the best way to store and handle data locally in the PL. The hardware accelerated KNN algorithm is seen in the PL. The design space exploration later in this chapter is a process to determine the optimal design for a fast accelerator.



Note:

1) The DDR3 memory is physically located outside the PS, but the DDR3 controller is inside the PS, so DDR3 memory is modelled as inside the PS.

Figure 11: The baseline block diagram of the system using PS for processing tasks and PL hardware acceleration

To generate a system like this, SDSoC will be used to generate the acceleration block, the interfaces and the data movers, starting from a base platform created in Vivado.

7.1 Base hardware platform in Vivado and SDSoC platform

To build a base hardware platform, the guide from Avnet in ref. [11] and the related lab exercises in [12] are particularly helpful for MiniZed⁴, and a more general end-to-end

⁴ They show how to build the hardware platform and to implement a hardware accelerated 24x24 matrix multiplication on MiniZed. The platform is built in Lab 2.

description is available from Xilinx in [2]. In short, a base hardware platform for SDSoC development requires:

- The PS7 processing system (must be configured).
- A concatenation (xlconcat) used to connect interrupt lines from the PL to the PS.
- Proc-system-reset blocks to handle reset conditions for blocks that will be added later.

The block design containing the stated elements, created with Vivado, is shown in Figure 12.




Figure 12: Hardware platform block design using Vivado IP Integrator

The processing system (PS7) is configured with activated peripherals as in Figure 13. The PL clocks are set at 50 MHz and 100 MHz for CLK0 and CLK1 respectively⁵.




Figure 13: Peripheral configuration of PS7

⁵ As recommended in [12]. The PS clocks the PL, as the PL has no other CLK input, and the clock rates into the FPGA is set using PLL multipliers to 50 MHz and 100 MHz. This is a design choice that can be tweak to optimize the system further later by increasing the clock rate. The PL fabric should be capable of up to 250 MHz, while some cores, e.g. the AXI-DMA IP, are supposedly only capable of up 200 MHz operation.

A list of TCL commands must be run to declare available interfaces, clocks, etc. and create a full hardware specification (DSA). The TCL commands are given in ref. [12, pp. 5-6 (lab 3)] and are explained in ref. [2, pp. 37-67].

Using the DSA from Vivado and the SDSoC Platform Generator, an SDSoC platform is created for this project. It is designed to run bare-metal (standalone) and will create an FSBL for deployment and BSP for the application (it is modified every time the accelerator design is changed)⁶. Conceptually, the SDSoC platform is illustrated in Figure 14.




Figure 14: Components in the SDSoC platform [2, p. 5]

7.2 C++ algorithms and partitioning for PS and PL

The **acceleration target**, and also the software comparison, is the C++ implementation in Figure 15, based on the prototype developed and tested in Matlab in the "Analysis" chapter.

```
void knn_sw(const uint8 t* ref vecs,
                                                         "size" reference vectors each of length "dim'
                       const uint8_t* query,
                                                     // 1 query vector of length "dim
                                                     // allocated space to store sq. Euclid. dists.
// number of reference vectors
69
                       unsigned int* d2,
70
                       int size.
                                                     // number of features in a vector
                      int dim
73
74
75
76
             unsigned long sum dist;
77
78
79
             // Nested loop to go through all reference vectors
             for (int i = 0; i < size; i++) {
                  sum dist = 0;
80
                  // MAC operation to go through all vector components
82
                  for (int j = 0; j < dim; j++) {
   sum_dist += SQ(query[j] - ref_vecs[i*dim + j]);</pre>
84
86
                  // Store the squared Euclidian distance
87
                  d2[i] = sum_dist;
88
             }
```

Figure 15: C++ computation of Euclidian distance between one query vector and many reference vectors.

⁶ A similar reference design can also be downloaded from [19].

The full implementation code is in appendix 15.4.

The implementation also contains:

- The voting algo. which finds the *K* nearest neighbours based on the vector of squared Euclidian distances. This is a sort/search problem
- The scoring / accuracy algorithms, which test the KNN predictions against data labels and provide misclassifications and accuracy scores. This is a low-complexity problem.
- Simple user interface.

These three functions are **not targeted for acceleration** as they are not (relatively) computationally demanding, and are therefore partitioned onto the PS. All the algorithms are necessary to use the KNN, and to prove it correct. They have also been developed during the project, and the code is in appendix 15.4.4.

7.3 Profiling and performance measurement

It is already decided that the KNN algorithm squared distance computation is the part of the application code that is suitable for hardware acceleration. So the primary profiling / performance measurement used in this project is a simple method described in [13, p. 12]: Counting duration in clock cycles to execute different parts of the program/system. SDS has an API for doing this.

Comparison of absolute clock-cycle counts gives indication of changes in system performance from design changes and optimization attempts. The relative ratio between clock cycle counts during HW and SW execution of the *same function* gives an estimate of the achieved hardware speed-up⁷.

For finding bottlenecks in the hardware, "the loop initiation interval (II) is another important performance metric. It is defined as the number of clock cycles until the next iteration of the loop can start." [14, p. 45]. Warning on II are found in the guidance tab during HLS. Labels are added to loops, so guidance from the SDS and HLS will be annotated with these.

Differences in power usage, fabric area or utilization of fixed resources in the FPGA are not considered central criteria in this project, even though relevant criteria in other projects.

7.4 Accelerator design

After the DSE described in a later section, the final system design spec is as follows:

- 100 MHz clocking of accelerator, and 100 MHz data motion network.
- DMA memory interface between PS and PL.
 - Sequential access pattern.
 - Vector components stored contiguously and transferred using uint8 t.

⁷ It is just an estimate, as the program for the PS is compiled using -O0, and as mentioned earlier, the FPGA is not running at the maximum clock-rate.

- Local FPGA storage of the query vector in FFs:8 FFs per uint8 t.
- Pipelining all loops.
- Unrolling loops with a factor of 32 (50%).
- Cyclic array partitioning with a factor of 32.
- MAC structure for algorithm, leveraging DSP48.

This design runs a single classification problem in about 443,000 CPU cycles using random numbers and 64 features (as DSE was done with this setting). This is 7.46x faster than the equivalent software algorithm. The DSE has increased the accelerator performance by 5.3x versus the starting point⁸. As mentioned earlier, there is potential to increase the FPGA clock rate to 200 MHz, which would yield almost 15x speed-up over software.

The *final* final system uses 63 features instead of 64, to be in line with the dataset. The resource utilization in the FPGA as computed during synthesis is in Figure 16. Notice the <u>estimate</u> of 17 DSPs and zero BRAMs. The system uses FFs instead as these are faster.

Jtilization Estimates							
□ Summary							
Name	BRAM_	18K	DSP48	FF	LUT	URA	Μ
DSP	-		1	7 -	-	-	
Expression	-			0 0	2619	-	
FIFO	-		-	-	-	-	
Instance	-		-	-	-	-	
Memory	-		-	-	-	-	
Multiplexer	-		-	-	301	-	
Register	-		-	1635	-	-	
Total		0	1	7 1635	2920		(
Available		100	6	28800	14400		(
Utilization (%)		0	2.	5 5	20		(

Figure 16: SDSoC estimate of resource utilization for final accelerator design.

The data motion, ports and data transfer characteristics are in Figure 17. The transfer cost is 1.7 CPU cycles / byte⁹. Also fewer bytes are transferred than in the baseline system.

	Data Motion Network									
Accelerator	Argument	IP Port	Direction	Declared Size(bytes)		Pragma	S	Connection		
knn_hw_1	ref_vecs	ref_vecs	IN	(size)*1		• length:(1024*63) processing_system7_0_S_AXI_A		CP:FastDMA		
	query	query	IN	(size)*1	size)*1		3)	processing_system7_0_S_AXI_A	CP:FastDMA	
	d2	d2	OUT	(size)*4		• length:(10)24)	processing_system7_0_S_AXI_A	CP:FastDMA	
					Accel	erator Cal	lsite	S		
Accelerator	Callsite	IP Po	ort Transfe	er Size(bytes)	Size(bytes) Paged or Contiguous Data		Datam	over Setup Time(CPU cycles)	Transfer Time(CPU cycles)	
knn_hw_1	main.cpp:70):3 ref_v	ecs (1024*6	63) * 1	* 1 contiguous		s 999		108678	
		query	(63) * 1		contiguous		1038		1803	
		d2	(1024)	* 4	contiguous 1		1012		7990	

Figure 17: Data motion overview from SDSoC

⁸ The baseline accelerator runs the problem in 2.35 million CPU cycles which is a speed-up of 1.57x over the software. This design is based on: (1) The software algorithm in Figure 15, marked to run accelerated in SDSoC, (2) 50 MHz clocking of accelerator, and 50 MHz data motion network, (3) Random access memory mapped DDR interface from PL to PS (PL is master and commands read and write operations, (4) Transferring data in an array of 1024 reference vectors with 64 features each, each feature stored as an int.

⁹ Was 3.3 CPU cycles / byte in the baseline.

The final system interface is specified in the header file shown in Figure 18. Notice the compiler directives instructing the system compiler to infer the specific interfaces.

Figure 18: Baseline system interface design, with memory mapped (zero_copy) random access to DDR from PL. File knn.h.

The final accelerator algorithm in Figure 19 is *functionally* similar to the software KNN, but structurally different, notice in particular the compiler directives to direct HLS to infer specific concurrency and scheduling.

```
6⊖ void knn_hw(
                  uint8_t *ref_vecs, // Reference vectors (training data)
                                           // Query vector (test vector)
// Sq. Euclidian distances return value
                  uint8_t *query,
unsigned int *d2
  {
        // BRAM block for local memory
        uint8_t query_local[DATA_DIM];
        // Partition the local BRAM for more concurrency. A high factor puts data in FFs.
        #pragma HLS ARRAY_PARTITION variable=query_local cyclic factor=32 dim=1
        unsigned int sum_dist = 0;
        // Get entire query vector (from DMA) to local BRAM to be read multiple times
        get_query: for(int i = 0; i < DATA_DIM; i++){</pre>
        #pragma HLS PIPELINE
             query_local[i] = query[i];
        // Perfect nested loop
        for each_ref_vec: for(int i = 0; i < DATA_SIZE; i++) {
    compute_dist: for(int j = 0; j < DATA_DIM; j++) {</pre>
             #pragma HLS PIPELINE
             #pragma HLS UNROLL factor=32
                  // MAC operation to compute \underline{sq}. \underline{Euclidian} distance, getting ref_vecs sequentially sum\_dist += SQ(query\_local[j] - ref_vecs[i*DATA\_DIM + j]);
                  if(j == DATA_DIM-1) {
                        d2[i] = sum dist;
                                                 // send final \underline{sq}. \underline{dist}. to i-\underline{th} ref.vec.
                       sum_dist = \overline{0};
                                                 // reset
            }
        }
```

Figure 19: Final accelerator algorithm, functionally similar to the software implementation. File: knn.cpp.

The memory is allocated contiguously as shown in Figure 20, based on [15, p. 54].

```
// Heap allocation
uint8 t* ref_vecs = (uint8 t*) sds_alloc(sizeof(uint8 t) * DATA_SIZE * DATA_DIM); // Reference (train) set
uint8 t* query = (uint8_t*) sds_alloc(sizeof(uint8_t) * QUERY_SIZE * DATA_DIM); // Query (test) set
unsigned int* d2_hw = (unsigned int*) sds_alloc(sizeof(unsigned int)*DATA_SIZE); // 1024 return vals

// Heap allocation for PS_algo.
unsigned int* d2_sw = (unsigned int*) malloc(sizeof(unsigned int)*DATA_SIZE);
```

Figure 20: Memory allocation using the SDS API ensures contiguous memory regions are allocated in DDR. File: main.cpp.

7.5 Design space

The development of the system outlined above was guided by technical manuals and some knowledge of the peripherals on the Zynq platform. There are many opportunities for optimization, e.g. to speed up data transfers, and to get better concurrency by using more DSP blocks in parallel. Memory and loops can be optimized to make this happen, and a few of the concepts are briefly mentioned in the following sections.

7.5.1 Loop optimization

Loops are by default synthesized as sequential. So, several tools are available to get better concurrency in hardware, see e.g. the HLS optimization guide [16] or the SDSoC optimization guide [13]. The first is pipelining, which is requested using the #pragma HLS PIPELINE directive. The effect of pipelining is shown in Figure 21.




Figure 21: Comparison between sequential and pipelined loop [16, p. 116].

The second is loop unrolling, which can be done completely, or partially by #pragma HLS UNROLL factor=<N> [16, p. 125]. This is illustrated in Figure 22.




Figure 22: Unrolled loops (if there are no loop-carried dependencies) will give completely concurrent operations.

7.5.2 Local memory and array partitioning

BRAM has two ports, and this can be a bottleneck preventing multiple concurrent reads/writes. So, arrays (representing memory) can be partitioned. Cyclic partitioning makes most sense here, and is illustrated in Figure 23.




Figure 23: Array partitioning splits memory into different blocks, allowing more concurrent reads/writes.

7.5.3 Algorithm design: Scheduling and binding

HLS is responsible for scheduling and binding, given the code and directives supplied. So for a MAC operation like implemented in the KNN, Figure 24 is an illustration of how HLS will schedule and bind.




Figure 24: HLS schedules operations and binds to resources like DSP blocks, based on code and directives given [17].

7.5.4 Problem size

Using the simpler K = 1 algorithm earlier in the DSE, different problem sizes were considered to get an overview of the attainable speed-up. Table 5 shows the difference.

Table 5: Comparison of memory interface and problem size

	Problem size (R x N)					
	1024 vectors	1024 vectors	1024 vectors	1024 vectors		
Memory interface and	x 3 features	x 16 features	x 32 features	x 64 features		
data motion						
Direct interface PS-PL.						
 Accesses reference 						
vector data in shared	1.67	2.53	3.83	5.26		
DDR (random access).						
Burst-reads the query						
vector one-time to						
local BRAM.						
Project: knn_classifier_vector_accelxx						

Note: The numbers are obtained using a 100 MHz clock frequency in the PL, and a 100 MHz data motion network. With a 50 MHz data motion network, the speed-ups are 0.5 times the stated values, e.g. 3 features with direct interface is at 0.84 and is <u>slower</u> than software. Speed-up is based on the average over 10 runs each of the software and hardware implementations, and computed as <u>speedup</u> = <u>avg_cpu_cycles_sw</u> / <u>avg_cpu_cycles_hw</u>.

Table 5 shows that the gain in speedup increases with problem size. The gain is not a linear function, in part due to the overhead of setting up the memory access first-time, and as other bottlenecks arise, such as concurrent memory access and dependencies.

7.6 Overview of the design space exploration

Pragmas (compiler directives marked by #pragma) allow control of how the system and hardware is synthesized from high-level code. A full reference of pragmas is available in [18]. Specifically, SDS and HLS pragmas are useful for this project:

- SDS pragmas are for the system compiler (system interconnections, timings, buffers, data movers, etc.).
- HLS pragmas are for the high-level synthesis compiler (loop unrolling and optimization, array partitioning, etc.).

The table below outlines the design parameters that were explored in the DSE. The process was a systematic search for a more performant design among a very large number of combinatorial possibilities. There are still many unexplored optimizations.

Table 6: The design space exploration process is summarized by the list of design parameters that were investigated during the search for a more performant system.

Design parameter	Optimization trials and experiments to reach the final design
Clock rate	Accelerator and data motion clock rate
	Step: Set clock rate to 100 MHz up from 50 MHz.
	Effect: If there are no other bottlenecks -> twice the speed-up.
	Conclusion: Linear speed-up effect from FPGA clocking.
Data motion	Streaming memory mapped interface
network	Step: Set the interface to zero_copy with sequential access pattern. Requires

	Effect: If the access is strictly sequential and there are no other bottlenecks, an AXI-
	streaming interface is inferred, which is significantly faster than random access,
	Conclusion: Useful, but DMA is faster.
	DMA transfer between PS and PL
	Step: Set the interface to copy with sequential access pattern [18, p. 50].
	Effect: The copy pragma requires that memory is copied between DDR and accelerator.
	Inferred data movers are FastDMA IP using AXI_ACP-ports. Significant improvement in
	terms of transfer cost.
	Conclusion: Best memory interface for the problem size, according to [13, p. 24], transfers
	of more than 300 bytes is best handled by DMA.
	Local memory between DMA and HW logic
	Step: Insert memory element for repeated access to query vector array without violating
	DMA strict sequential access. Design in Figure 19, lines 23-26.
	Effect: Maintains high performance of DMA while allowing the algorithm to work.
	Conclusion: Required.
	AXI FIFO for return array
	Step: Require FIFO data mover to return results for small problems.
	Effect: According to [13, p. 24], transfer of less than 300 bytes is well-handled by a FIFO.
	The KNN $K = 1$ algorithm however is better when using a scaler over AXI-Light.
	Conclusion: Not required for this design.
Data bitwidth	Narrower unsigned datatype
optimization	Step: Change datatype for data arrays from int to uint8_t.
	Effect: More vectors can be stored, fewer clock cycles to transfer over DMA. Arm Cortex-
	A9 processes the data faster also. When using ints and full unrolling, it occurred that the
	FPGA ran out of resources. Doesn't happen with narrower bitwidths.
	Conclusion: Good optimization for this problem, used in final design.
Loop	Pipelining loops
optimization	Step: Require pipelining using #pragma HLS pipeline. Be careful where they are placed, as
-	they will make the design bloated and slow if placed at the outer loop Figure 19, lines 29.
	See [16, pp. 17-20] for details.
	Effect: Higher concurrency in the design, faster accelerator.
	Conclusion: Good optimization, used in final design.
	Perfect nested loop ¹⁰
	Step: Assignments, branching and conditionals must be moved inside inner loops, as done
	in Figure 19, lines 37-39.
	Effect: Perfect nested loops can be flattened by HLS (multiple indices handled
	simultaneously), which in turn gives other optimizations. Noticeable differenceafter
	moving the conditionals.
	Conclusion: Good optimization, used in final design.
	Array Partitioning
	Step: See [18, p. 58] and also see SDS data access patterns [18, p. 33]. Require cyclic
	partitioning.
	Effect: There is a trade-off in the factor of partitioning. Too small does not have enough
	effect, and too much slows the design down due to large mux'es being inferred.
	Conclusion: A factor of around 32 seems to be a sweet spot for this design. Used in final
	•
	design.
	Partially unrolling loops Start Unrolling loops with factor 16 and 22. Don't unroll loops that road from DMA
	Step: Unrolling loops with factor 16 and 32. Don't unroll loops that read from DMA.
	Effect: Factor 32 gives better performance than factor 16, and both better than no
	unrolling. Also see Array partitioning, as these factors are connected.
1	Conclusion: Good optimization, used in final design.
	Fully unrolling loops

¹⁰ A perfect nested loop can be flattened by HLS. Requirements for a perfect loop are: (1) Only the inner loop has a loop body, (2) There is no logic or operations specified between the loop declarations, and (3) all the loop bounds are constant [15, p. 38].

	Step: Unroll with factor 64 (same as complete)	
	Effect: Implements memory as flip-flops. Guidance however reports that large mux'es	
	might be slow. Fully unrolling loop disables pipelining.	
	Conclusion: Full unrolling is not useful for this design, as the performance is worse than	
	factor 32.	
Algorithm	Tapped-delay line instead of MAC structure	
design	Step: Use a tapped delay line structure to avoid read and write of same variable in one	
	step as the MAC operation does. Idea: $buf[j+1] = buf[j] + (q_j - r_j)(q_j - r_j)$, with $buf[0] = 0$.	
	Effect: Slightly slower, likely due to BRAM r/w operations requiring more cycles than MAC	
	ops.	
	Conclusion: Does not add value in this design.	
	Remove loop-carried dependence to parallelize tapped delay line	
	Step: Add the #pragma HLS DEPENDENCE variable=buf array inter false.	
	Effect: Result is wrong (as expected, it is wrong to remove the dependence, as buf[j+1]	
	should not be computed before buf[j].	
	Conclusion: Don't do this!!	
DDR memory	Non-cacheable contiguous memory allocation	
attributes	Step: Allocate non-cacheable mem. using sds_alloc_non_cacheable, see API in [15, p. 54].	
	Effect: No significant speed-up in the PL operation was noticed, but there was a drastic	
	slow-down when the PS needed to process the non-cacheable data.	
	Conclusion: Don't do this!! Use this only if the memory region in DDR is not used by the	
	processor, e.g. exclusively used by the accelerator or between hardware peripherals.	

7.7 Design learning from the process

Key learning from the DSE process:

- It is extremely nice to have high-level abstractions to do rapid prototyping.
- Be systematic and expect to use several days to iterate through different designs.
- Read guidance from HLS during cross-compilation and synthesis, e.g. focus on initiation interval violations that point to where dependencies in the code can potentially be refactored.
- Optimize for overall system performance:
 - Learned the hard way: Initially looked only at relative speed-up, and e.g. one optimization to make heap memory non-cacheable to transfer faster to PL seemed to give 33x speed-up, but in fact was mainly due to a slowdown of PS.
- Use arrays so data is read and written sequentially between PS/PL
 - o If not possible, put local memory (FF/BRAM) in between.
- Control the factor of loop unrolling, to get some unrolling without taking all resources.
- Place pipeline directives at the level below input units (here we input vectors, so we
 pipeline processing the vector components).
- Partition arrays to get multiple memory blocks: Faster system because BRAM only has
 two ports, so more loop unrolling can be done if memory access is split over several
 BRAM blocks. If doing high-factor partitioning, HLS will use FF for memory, which is
 faster than BRAM, but only has 1 port. All this is wasteful in terms of FPGA area.
- Branching and conditional statements inside loops is OK for FPGA implementation because nested loops can be flattened by HLS.
- Small changes in logic can have large changes in cross-compile and synthesis times, e.g. going from 12-14 minutes to 20 minutes by moving an assignment statement from outside a loop to inside a conditional statement in a loop.

8 Test, deployment and final implementation

8.1 Test and deployment

A screenshot from the implemented system can be seen in Figure 24. Notice that the KNN results and verification reports confirm that SW and HW accelerator give the same results, and that these are similar to the Matlab prototypes from the "Analysis".

Notice also that the speed-up here is a factor 6.9x, below the 7.4x found during DSE. This is likely because changing the feature dimension from 64 to 63 gave a different synthesis with different performance characteristics.

Finally, notice from the screenshot that the functional partitioning of SW and HW allows a simple user interface, where the *K*-value for the classification can be chosen freely.




Figure 25: Test runs, verification and performance comparison for the implemented system

The right side of Figure 25 shows the Xilinx Software Command-line Tool (XSCT), which is used to deploy a permanent image (boot.bin) and FSBL to the device flash memory. The device is flashed using the two commands in Figure 26.

```
cd project_dir>/Debug/sd_card/
exec program_flash -f boot.bin -fsbl <platform_location>/sw/sysconfig1/boot/fsbl.elf -
flash type qspi single
```

Figure 26: XSCT commands to deploy a standalone bootable image to Zynq-7000

The boot.bin file is 2.9 MB and the FSBL is 558 kB. As the FSBL is larger than the 256 kB device OCM, the device boots using XIP mode over QSPI, which underlines the importance of including the QSPI interface in the original PS7 config.

8.2 Final SoC implementation

The final block design in the IP Integrator is shown in Figure 27. The parts from the base hardware platform can be found, in particular the Zynq PS, the concatenation block for IRQ now fully connected, and one of processor system resets connected to peripherals (DMA) and the AXI bus system.




Figure 27: Vivado IP Integrator Block Design view of KNN accelerator system

A cutout of the figure is shown in Figure 28. Here the HLS generated block (knn_hw_1) and the data movers generated by SDS are visible. In particular, notice that input data is fed in/out to/of the HLS block by FIFOs (hence sequential access), and that the data movers (DMA) are connected to memory and stream data into the KNN's interface (knn hw 1 if).




Figure 28: Selection of the block design showing the HLS block and connections

The implemented hardware fully makes sense given the directives given in SDSoC.

Figure 29 shows that the KNN hardware block <u>actually</u> uses 32 DSPs and no BRAMs, which is in line with the loop unrolling requested (and higher than the SDSoC estimate of 17 DSPs).




Figure 29: Actual utilization from Vivado

The floorplan in Figure 30 of the implemented design also confirms that there is space for more on the FPGA, e.g. another KNN block, as there are also still free DSPs.




Figure 30: Floorplan of the implemented design from Vivado

9 Verification

This section verifies the implementation of the requirements.

Table 7: Requirements specification and verification tests for the system-to-be

Req.	Requirement description	Verification test
1	The system must be able to separate more than two colours from the M&Ms colour palette.	Run a test data set containing three colours on the system. Algorithm must have same accuracy as benchmark KNN algorithm in Matlab using same data. Result: OK! The system handles all 5 colours with the same accuracy and same misclassifications as the Matlab benchmark algorithm.
1-A	Nice-to-have improvement: All 5 colours in the M&Ms colour palette can be classified.	Same with all 5 colours. Result: OK! See above. The dataset contains all 5 colours, and there are no colours that cannot be classified.
2	The system must take as input sampled image patches of RGB colour. The input is structured as N-dimensional feature vectors. The system must take R reference vectors (training data) and Q query vectors (to be classified), with R >> Q.	Generate a dataset with 1024 reference vectors and 50-60 features describing RGB samples in an image patch. Test the dataset using a benchmark algorithm and require the same performance from the Zynq system. Result: OK! The system takes 1024 vectors with 21 RGB samples (63 values). The 21 triplets are sampled from an image patch, including some noise.
3	Input is stored on the eMMC	No test. Result: OK! The data is stored in flat text files, which are loaded into the system by way of header files. These are compiled into the system, and are deployed to the flash memory using QSPI.
4	The system must output the recognised colour as text or code to a terminal.	Reverse functional test. The system outputs the errors when classifying labelled data. The errors must be human-readable in a terminal. Result: OK! Demonstrated in test section.

As can be seen from the results in the table, all 4 must-have requirements, and the 1 nice-to-have, are implemented.

10 Discussion

Overall, the goals of the project were reached: both in terms of requirements and learning. It was an interesting process, and one of the key insights is how rapidly an accelerator can be developed and implemented in hardware using co-design and HLS. However, the first implementation will typically not be optimal, and another key learning is how much experimentation and exploration is needed to get to a meaningful level of acceleration.

10.1 Development experience

The hardest part of the project was the incompatibility between tool versions, and generally to bridge the knowledge gap between *what* we wanted to do and *how* to actually do it with the tools. The project turned out to be more difficult than first imagined, and in particular sufficient time has to be budgeted for experimentation and optimization. It is a slow process, as system hardware synthesis takes about 15-20 minutes, and flashing the device takes another 90 secs. So, a few errors can quickly cost hours.

11 Conclusion

In this project, we have implemented part of an ML-based vision system on a Zynq-7000 SoC, achieving around 7x acceleration versus using the Arm Cortex-A9. The system is implemented as per requirements. The system is relevant both as educational/illustrative project and in general as it solves a real problem.

We have also reviewed methodology and Xilinx tools for co-design. Further, we have investigated and documented a number of ways in which a high-level design can be optimized and synthesized to hardware using the Xilinx tools, to be in line with our design requirements.

12 Improvements and future work

A number of ideas for future work have come up during the development:

- A larger device with more floorspace for larger models. Based on conversations with Søren Høyrup from Avnet Silica (Xilinx distributor), the Ultra96 board would be an ideal candidate for ML applications.
- It would be obvious to next attempt to get a feed-forward network or even a CNN onto the PL.
- Algorithmic improvement: Currently, the accelerator is "restarted" for every call. It is
 inefficient to reload data using the DMA at every call, and some persistence should be
 built in.
- Integration with more parts of a vision system: First and most valuable would be to implement the image acquisition and pre-processing steps. Afterwards, some decision logic and actuation could be implemented, or some networked communication that streams results of the classification.

13 Terminology

Term	Definition
ACP	Accelerator Coherency Port.
	Low-latency interface to PS, where the PL is master.
AXI	Advanced eXtensible Interface.
	Bus system to connect PS with peripherals, or PS and PL.
BRAM	Block RAM.
	Memory component for storing larger amounts of data inside FPGA
	programmable logic.
BSP	Board Support Package.
	Low-level hardware-specific software to use core platform features.
CNN	Convolutional Neural Network.
CPU	Central Processing Unit.
DDR3 RAM	Double Data Rate 3 RAM.
	High bandwidth memory following standard/spec. 3.
DPU	Deep-Learning Processor Unit.
	Xilinx IP block in the Vitis flow for implementing CNNs.
DSA	Device Support Archive.
	Component in an SDSoC platform that contains the block design from
	Vivado IP Integrator and the declared interfaces for the HW
	accelerator.
DSE	Design Space Exploration.
	Systematic exploration process of components, operation modes,
	interconnections, etc. that are possible in a system, in order to get
	closer to an optimal design.
DSLR	Digital Single-Lens Reflex.
	Digital camera.
DSP slice, DSP48	Digital Signal Processing slice/block.
	Hardware embedded in the FPGA fabric to accelerate MAC operations.
ELF	Executable Linkable Format.
	File format that can be loaded directly to memory, yielding instructions
	with correct memory addresses/offsets. Subsequently, instructions
	can be directly executed by a processor.
еММС	Embedded Multi-Media Controller.
	Memory like an SD-Card soldered directly onto the board.
FF	Flip Flop.
	Latch, bistable memory element. Used for storing smaller amount of
	data in FPGA.
FSBL	First-Stage Boot Loader.
FPGA	Field-Programmable Gate Array.
HDL	Hardware Description Language.
	Such as VHDL, Verilog.
HLS	High-level synthesis.

	Design method for synthesizing high-level languages, e.g. C/C++, to
	RTL-level hardware descriptions.
HP	High Performance Port.
	Port type between PS and PL.
HW	Hardware.
IDE	Integrated Development Environment.
II	Initiation Interval.
	Number of clock cycles before the function can accept new inputs.
IP	Intellectual Property.
	In context of this report, it refers to hardware components that can be
	instantiated and re-used as blocks in a hardware design.
KNN or kNN	K-Nearest Neighbours.
	Machine Learning / supervised learning classification algorithm.
LUT	Look-Up Table.
	Hardware logic component for specifying output given certain set of
	inputs. Fundamental building block in FPGA logic.
MAC	Multiply and Accumulate.
	Mathematical operation used in digital signal processing.
ML	Machine Learning.
MM	Memory Mapped.
	Direct memory interface where a resource or peripheral is accessed
	directly via a memory address.
OCM	On-chip memory.
	256 kB memory area in the PS7.
OS	Operating System.
PL	Programmable Logic.
	The FPGA fabric with connection ports to PS.
PS	Processing System.
	System component containing CPU core(s), cache, snoop control unit,
	DDR RAM controller, interrupt controller, QSPI memory, connectivity
	peripherals, and connection ports to PL.
QSPI Flash	Flash memory connected by a Quad Serial Peripheral Interface.
RAM	Random Access Memory.
ROM	Read-Only Memory.
RTL	Register Transfer Logic.
RTOS	Real-Time Operating System.
SDK	Software Development Kit.
JUK	In this context, a Xilinx IDE for software development targeted at Xilinx
	hardware platforms. Offered as the main tool until mid-2019, now
	succeeded by Vitis and maintained as a legacy tool.
SDS	Software-Defined System.
303	•
	Either used with the pragmas for synthesis or to refer to the system
CDCaC	compilers sdscc and sds++.
SDSoC	Software-Defined System On Chip.
	Xilinx's Eclipse-based IDE for HW/SW co-design for SoC platforms.
	Succeeded by Vitis in late-2019.

SoC / AP SoC	System on a Chip / All Programmable SoC.
SW	Software.
TCL	Tool Command Language.
	Scripting language for automation, e.g. in Vivado.
VHDL	Very High Speed Integrated Circuit Hardware Description Language.
	Hardware description language to describe integrated circuits,
	programmable logic such as FPGAs, etc.
Vitis	Xilinx's integrated tool for end-to-end SoC development since late
	2019, includes Vivado, and succeeds SDK, SDSoC, SDAccel.
Vivado	Xilinx IDE for designing hardware platforms.
XIP	Execute-in-Place.
	Booting the system directly from the flash using the QSPI interface.

14 References

- [1] J. Teich, "Hardware/Software Codesign: The Past, the Present, and Predicting the Future," *Proceedings of the IEEE*, vol. 100, no. May 13th, pp. 1411-1430, 2012.
- [2] Xilinx, "UG1146: SDSoC Environment Platform Development Guide," ver. 2018.3, 2019.
- [3] Avnet, "HDL examples," [Online]. Available: https://github.com/Avnet/hdl.
- [4] Avnet, "SD-Card vhd code," [Online]. Available: https://github.com/Avnet/hdl/blob/master/IP/minized/hdl/vhdl/sdcard mgr.vhd.
- [5] xilinx, "Github: Runtime (XRT)," [Online]. Available: https://github.com/Xilinx/XRT.
- [6] Xilinx, "Vitis Unifed Software Developmet Platform," 2020.1, 2020.
- [7] xilinx, "Github Vitis AI ModelZoo," [Online]. Available: https://github.com/Xilinx/Vitis-AI/tree/master/models/AI-Model-Zoo.
- [8] Xilinx, "UG1414 Vitis Ai User Guide," v.1.3, 2020.
- [9] Xilinx, "UG1431 Vitis AI User Guide," v1.2, 2020.
- [10] Xilinx, "PG338 Zynq DPU Product guide," v.3.2, 2020.
- [11] Avnet, "A Practical Guide to Getting Started with Xilinx SDSoC (Speedway)," 07 Sep 2017.
- [12] Avnet, "A Practical Guide to Getting Started with Xilinx SDSoC, Lab 0-4," Ver. 2, tool ver. 2017.4, 2018.
- [13] Xilinx, "UG1235: SDSoC Profiling and Optimization Guide," Ver. 2018.3, 2018.
- [14] J. M. a. S. N. Ryan Kastner, "Parallel Programming for FPGAs," 2018. [Online]. Available: https://arxiv.org/pdf/1805.03648.pdf. [Accessed 01 12 2020].
- [15] Xilinx, "UG1278: SDSoC Programmers Guide," Ver. 2018.3, 2019.
- [16] Xilinx, "UG1270: Vivado HLS Optimization Methodology Guide," Ver. 2018.1, 2018.
- [17] Xilinx, "UG902: Vivado HLS," Ver. 2018.3, 2018.
- [18] Xilinx, "UG1253: SDx Pragma Reference Guide," ver. 2018.3, 2019.
- [19] Element14 (Adam Eberly), "MiniZed Reference Designs: SDSoC_Platform_v2019.1," 31 Oct 2019. [Online]. Available: https://www.element14.com/community/docs/DOC-95639#dc-reference-designs. [Accessed Nov 2020].

15 Appendices

15.1 Appendix: Matlab code for dataset generation

```
%% Generate a dataset for the Zynq-7000 SoC KNN
% Janus Bo Andersen, Nov/Dec 2020.
clear; clc; close all;
% Load the M&Ms dataset instead of rebuilding it
%load('mm dataset.mat');
%% Rebuild M&Ms dataset manually
% make dataStore of images
imds = imageDatastore('img/');
imgs = readall(imds);
응응
% Manually annotated colours for the 32 images in same order as images
label names = {'blue', 'yellow', 'brown', 'red', 'blue', 'brown', 'yellow', ...
    'brown', 'red', 'yellow', 'blue', 'brown', 'yellow', 'red', 'green',...
'red', 'blue', 'green', 'red', 'yellow', 'red', 'brown', 'red', ...
'red', 'brown', 'blue', 'brown', 'brown', 'green', 'brown', 'brown',...
    'yellow'};
응응
% Hashmap for the M&Ms to translate from name to id, e.g. 'blue' \rightarrow 1
% The 5 M&Ms colours and associated colour ids
key set = {'blue', 'yellow', 'brown', 'red', 'green'};
id set = [1,2,3,4,5];
M = containers.Map(key set, id set);
% Transform the names to ids
label ids = \{\};
for k = 1:size(label names, 2)
    label ids\{k\} = M(label names\{k\});
end
% Manually crop the first 32 images and store label together
for k = 1:32
    [J, rect] = imcrop(imgs{k});
                                        % manually crop kth image
    mm dataset\{k\}.im = J;
    mm dataset{k}.rect = rect;
    mm dataset{k}.label id = label ids{k};
    mm dataset{k}.label name = label names{k};
end
```

```
% Augment the dataset with labels on top of the images for visualization
imgs for tile = {};
for k = 1:size(mm dataset,2)
    mm dataset{k}.im label = insertText(mm dataset{k}.im, [10 60], ...
        mm dataset{k}.label name, 'AnchorPoint', 'LeftBottom', ...
        'BoxColor', 'w', 'FontSize', 32);
    imgs for tile{k} = mm dataset{k}.im label;
% Visualize the whole dataset with labels
tiled = imtile(imgs for tile);
figure; imshow(tiled)
title('Manually labelled dataset of M&Ms', 'FontSize', 16);
응응
% Save dataset
% save('mm dataset.mat', 'mm dataset');
%% Sampling of feature vectors from dataset
% Sample the dataset using an isotropic Gaussian distribution,
% centered around the midpoint of the image.
% This will create some noise when samples are taken outside the M&M, but
% that is okay, it doesn't need to be perfect.
% We want feature vectors of about (64x1) to get a very robust classifier
% but using RGB gives three values per image pixel, so we can sample
% 21 pixels and build a feature vector of dimension (63x1).
% If we sample the same image 32 times (at different random locations),
% we then get a total of 32*32 = 1024 labelled reference vectors.
                            % seed for reproducability
rng(42);
num points = 21;
                            % pixels sampled per image
rqb = 3;
                            % 3-vector per pixel
                           % sample each im. 32 times
num samp per im = 32;
                           % there are 32 im.s in the set
num im = 32;
% Reference dataset variables
X = zeros([num im*num samp per im, num points*rgb]);
                                                       % 1024 feature vecs
y name = {};
                                                        % Label strings
y id = zeros([num im*num samp per im, 1]);
                                                        % Label ids
                       % Gaussian quantile for the sampling distribution,
z frac = 1.5;
                        % the lower the number, the more noise.
                        % 2.58 -> about 1% misses,
                        % 1.96 -> about 5% misses,
                        % 1.64 -> about 10% misses,
                        % 1.50 -> about 12-14% misses, etc...
                        % E.g. norminv([0.005.995]) -> [-/+ 2.58]
```

```
sample idx = 1; % Running counter
% BEGIN SAMPLING
for im_n = 1:num_im
    % Select image and compute settings
    samp im = mm dataset{im n}.im;
    s = size(samp im);
    % Central and max sampling coordinates
    y_ctr = s(1) / 2; y_max = s(1); x_ctr = s(2) / 2; x_max = s(2);
    % Sample the same image multiple times at different locations
    for sam n = 1:num samp per im
        % Sample locations for x-coordinate
        nrx = round(x ctr + (x ctr/z frac)*randn([num points, 1]));
        nrx(nrx <= 0) = 1; % cap at min</pre>
        nrx(nrx > x max) = x max; % cap at max
        % Sample locations for y-coordinate
        nry = round(y ctr + (y ctr/z frac)*randn([num points, 1]));
        nry(nry <= 0) = 1;
        nry(nry > y max) = y max;
        % Obtain samples
        samples = zeros([num points 3]); % Sample vector x 3 for RGB
        % sample the given number of different points in this image for
        % this feature vector
        for k = 1:num_points
            samples(k, :) = samp_im(nry(k), nrx(k), :); % RGB from im(x,y)
        end % end of sampling 21 points in same image for one feature vec
        % Organize so 21*R, 21*G, and 21*B
        feature vec = reshape(samples, [], 1);
        % Store feature vector and labels
        X(sample idx, :) = feature vec'; % store feature vec
        y id(sample idx, 1) = mm dataset{im n}.label id;
        y name{end + 1} = mm dataset{im n}.label name;
        % increment counter
        sample idx = sample idx + 1;
    end % end of sampling same image 32 times
end % end of sampling all images
% Display last sampling points for demo
figure; imshow(samp im); hold on;
plot(nrx, nry, 'r+');
hold off;
title('Bivariate Gaussian sampling points for an image');
```

```
% Build query set (test set with labels, the labels are for accuracy test)
% Randomly select among the 32 images and perform a random sampling of the
% image until 100 images have been sampled.
% Store the labels to do accuracy measurement (backtest)
num q vecs = 100; % 100 query vectors
s ims = randi([1 num im], num q vecs, 1);
                                              % Sampled image ids
Xq = zeros([num_q_vecs, num_points*rgb]); % Feature vec's for query
yg name = {};
                                               % Label strings
yq id = zeros([num q vecs, 1]);
                                               % Label ids
% Actually build the query set
rng(4242);
sample idx = 1; % Running counter
for im n = 1:num q vecs
    % Select random image and compute settings
    samp_im_d = mm_dataset{s_ims(im_n)};
samp_im = samp_im_d.im; % get a random im
    s = size(samp im);
    % Central and max sampling coordinates
    y ctr = s(1) / 2; y max = s(1);
    x - ctr = s(2) / 2; x - max = s(2);
    % For now, just do one sample per image
    for sam n = 1:1
        % Sample locations for x-coordinate
        nrx = round(x_ctr + (x_ctr/z_frac)*randn([num_points, 1]));
nrx(nrx <= 0) = 1; % cap at min</pre>
        nrx(nrx > x max) = x max; % cap at max
        % Sample locations for y-coordinate
        nry = round(y_ctr + (y_ctr/z_frac)*randn([num_points, 1]));
        nry(nry \ll 0) = 1;
        nry(nry > y_max) = y_max;
        % Obtain samples
        samples = zeros([num points 3]); % Sample vector x 3 for RGB
        % sample the given number of different points in this image for
        % this feature vector
        for k = 1:num points
            samples (k, :) = samp im (nry(k), nrx(k), :); % RGB from im (x, y)
        end % end of sampling 21 points in same image for one feature vec
        % Organize so 21*R, 21*G, and 21*B
        feature vec = reshape(samples, [], 1);
```

```
% Store feature vector and labels
    Xq(sample_idx, :) = feature_vec';  % store feature vec
    yq_id(sample_idx, 1) = samp_im_d.label_id;
    yq_name{end + 1} = samp_im_d.label_name;

    % increment counter
    sample_idx = sample_idx + 1;

    end % end of sampling same image 32 times
end % end of sampling all images

%%
    Display last sampling points for demo
figure; imshow(samp_im); hold on;
plot(nrx, nry, 'r+');
hold off;
title('Bivariate Gaussian sampling points for an image');
```

15.2 Appendix: Matlab code for flat file generation

```
%% Export the dataset to text files
% This is importable as a variable in a C header file
% In C, we load the reference (training) set as an array of 1024*63 ints,
% and we load the query (test) set as an array of 100*63 = 6300 ints.
% This is:
% - 258.0 kilobyte for the reference data, and
% - 25.2 kilobyte for the training set.
% First the reference/training data
               % to get the order I want! Full row, then next row, then...
data = X';
len_data = size(data, 1)*size(data, 2);
fid data = fopen('ref vals.txt', 'wt');
% Write data to file as 1, 2, 3, 4, ...
for k = 1:len data
    fprintf(fid data, '%d', data(k)); % write value
    if k < len data
        fprintf(fid data, ',\n'); % write the comma
    end
end
fclose(fid data);
% Then the corresponding labels (colour ids)
fid labels = fopen('ref labels.txt', 'wt');
labels = y_id;
len labels = size(labels, 1)*size(labels, 2);
for k = 1:len_labels
    fprintf(fid labels, '%d', labels(k));
    if k < len labels
       fprintf(fid labels, ', \n');
    end
end
fclose(fid labels);
% The query/test data
data = Xq';
             % to get the order I want! Full row, then next row, then...
len data = size(data, 1)*size(data, 2);
fid data = fopen('query vals.txt', 'wt');
for k = 1:len data
    fprintf(fid data, '%d', data(k));
    if k < len data
        fprintf(fid data, ',\n');
    end
end
fclose(fid data);
% Then the corresponding labels (colour ids)
fid labels = fopen('query labels.txt', 'wt');
labels = yq id;
len labels = size(labels, 1) *size(labels, 2);
for k = 1:len labels
    fprintf(fid labels, '%d', labels(k));
    if k < len labels
        fprintf(fid labels, ',\n');
    end
end
fclose(fid labels);
```

15.3 Appendix: Matlab code for KNN algorithm development

15.3.1 Algorithm development for K = 1

```
%% Algorithm development
% Develop KNN for K=1
N = size(X, 1);
N = size(X, 1); % Reference vectors in the dataset fd = size(X, 2); % Feature dimensions (63)
Nqv = size(Xq, 1); % Query vectors in the dataset
% Find distance between one query vector and all N reference vectors
q = 1; % look at query vector #1
qv = Xq(q, :);
% Compute distance to reference vector 1
rv = X(1, :);
sum dist = 0;
for^{-}d = 1:fd
    sum dist = sum dist + (qv(d) - rv(d))^2; % Sq. Euclidian dist
% Test that it gives same as squared norm of difference
assert (sum dist == norm(qv-rv)^2)
% For all reference vectors -> vector of sq. Euclidian distances
% Nested loop
best dist = Inf;
nearest neigbour = 0;
for vecnum = 1:N
    sum dist = 0; % reset
    for d = 1:fd
        sum dist = sum dist + (qv(d) - X(vecnum, d))^2;
        best_dist = sum_dist; % Store the equality nearest neighbour
    end
    if (sum_dist < best_dist)</pre>
                                     % Store the sq-dist to nearest
        nearest_neigbour = vecnum; % Store the nearest so far
    end
end
% Find colour of nearest neighbour
predicted colour = y name(nearest neigbour);
disp(['Nearest neighbour is ', predicted colour{1}]);
% Check
actual colour = yq_name(q);
disp(['The query vector is ', actual colour{1}]);
```

15.3.2 Functional implementation of KNN, K = 1

```
function [predictions] = predict knn1(X, y name, Xq)
% Make predictions using KNN with K = 1
% Janus Bo Andersen, December 2020
N = size(X, 1); % Reference vectors in the dataset fd = size(X, 2); % Feature dimensions (63)
Nqv = size(Xq, 1); % Query vectors in the dataset
predictions = {};
\mbox{\%} Loop over all query vectors
for q = 1:Nqv
   qv = Xq(q, :);
    % For all reference vectors -> vector of sq. Euclidian distances
    % Nested loop
   best dist = Inf;
   nearest neigbour = 0;
    for vecnum = 1:N
       sum dist = 0; % reset
       for d = 1:fd % loop over all features
           sum dist = sum dist + (qv(d) - X(vecnum, d))^2;
       nearest neigbour = vecnum; % Store the nearest so far
       end
    end
    % Find colour of nearest neighbour
    predicted label = y name(nearest neigbour); % KNN K = 1, easy!
    predictions{q} = predicted label{1}; % Remove cell wrapper
end % end of loop over all q
end
```

15.3.3 Verification of K = 1 KNN against Matlab built-in

```
%% Test dataset using Matlab's KNN
% Test this dataset using Matlab's KNN, with K = 1
Mdl = fitcknn(X, y name, 'NumNeighbors', 1);
predictions = Mdl.predict(Xq); % Predict the query data based on training
                               % the labels we saved from random samples
actual = yq name';
correct = 0;
for k=1:num_q_vecs
    if strcmp(predictions{k}, actual{k})
       correct = correct + 1;
    end
end
accuracy = correct / num q vecs;
disp(['Accuracy: ', num2str(round(accuracy * 100, 2)), '%.']);
%% Test own implementation and compare to Matlab
% Run for all 100 test vectors
own_knn1_predict = predict_knn1(X, y_name, Xq)';
% compare to Matlabs predictions
Mdl = fitcknn(X,y_name,'NumNeighbors', 1);
matlab knn1 predict = Mdl.predict(Xq);
for k = 1:100
    assert (strcmp(own knn1 predict\{k\}, matlab knn1 predict\{k\}) == true)
% ALL GOOD!
% find the misses for our own
for k = 1:100
    own knn1 misses(k) = ~strcmp(own knn1 predict{k}, yq name{k});
own_knn1_accuracy = 1 - sum(own_knn1_misses) / 100;
```

15.3.4 Algorithm development for general K

```
%% Algorithm development
% Develop KNN for any K
K = 3;
q = 1;
                             % look at query vector #1
qv = Xq(q, :);
d2 = zeros([N 1]);
                             % Store sq. Euclidian dists
for vecnum = 1:N
   sum dist = 0;
                             % reset sum
   for d = 1:fd
       sum dist = sum dist + (qv(d) - X(vecnum, d))^2;
   d2(vecnum) = sum dist; % Store the distance
end
sort dists = sort(d2, 'ascend');
K_min_dists = sort_dists(1:K);
for k = 1:K
   K \min idx(k) = find(d2 == K \min dists(k));
   K_{\min}clr_ids(k) = y_{id}(K_{\min}idx(k));
end
% Voting
knn = mode(K min clr ids);
                          % This might be a bit tricky to impl.
% Translate from id to colour name, e.g. 1 -> 'blue'
clr names = {'blue', 'yellow', 'brown', 'red', 'green'};
% Find colour of nearest neighbour
predicted colour = clr names(knn);
disp(['Nearest neighbour classification (K=', num2str(K),') is ', ...
   predicted colour{1}]);
% Check
actual colour = yq name(q);
disp(['The query vector is ', actual_colour{1}]);
```

15.3.5 Functional implementation of KNN, general K

```
응응
function [predictions] = predict_knnK(X, y_id, Xq, K)
% Make predictions using our own KNN model, for any choice of K
% Janus Bo Andersen, December 2020
\mbox{\ensuremath{\$}} Translate from id to colour name, e.g. 1 -> 'blue'
clr names = {'blue', 'yellow', 'brown', 'red', 'green'};
N = size(X, 1); % Reference vectors in the dataset fd = size(X, 2); % Feature dimensions (63)
Nqv = size(Xq, 1); % Query vectors in the dataset
predictions = {};
for q = 1:Nqv
    qv = Xq(q, :);
                                     % Choose query vector
    d2 = zeros([N 1]);
                                     % Store sq. Euclidian dists
    for vecnum = 1:N
        sum dist = 0;
                                     % reset sum
        for d = 1:fd
            sum dist = sum dist + (qv(d) - X(vecnum, d))^2;
        d2(vecnum) = sum dist; % Store the distance
    end
    % Find K nearest neighbours by sorting and searching
    sort dists = sort(d2, 'ascend');
    K min dists = sort dists(1:K);
    for k = 1:K
        K \min idx(k) = find(d2 == K \min dists(k));
        K \min clr ids(k) = y id(K \min idx(k));
    % Voting among the K nearest neighbours
    knn = mode(K min clr ids); % This might be tricky to impl. in C++
    % Find colour of nearest neighbour
    predicted colour = clr names(knn);
    predictions{q} = predicted colour{1};
end % end for q
end
```

15.3.6 Verification of general KNN against Matlab built-in

```
%% Test against Matlab
own_knn3_predict = predict_knnK(X, y id, Xq, 3);
% find the misses for our own
for k = 1:100
   own knn3 misses(k) = ~strcmp(own knn3 predict{k}, yq name{k});
own knn3 accuracy = 1 - sum(own knn3 misses) / 100;
% Train matlab model
Mdl = fitcknn(X,y_name,'NumNeighbors', 3);
matlab knn3 predict = Mdl.predict(Xq);
% find the misses for Matlab
for k = 1:100
    matlab knn3 misses(k) = \sim strcmp(matlab knn3 predict{k}, yq name{k});
% Compare predictions
for k = 1:100
    assert (strcmp(own_knn3_predict{k}, matlab_knn3_predict{k}) == true)
end
```

15.4 Appendix: C++ code for implementation of KNN

15.4.1 File: main.cpp

```
* Advanced Digital Design (E5ADD) 2020
 * Implementation of k-Nearest Neighbours on Zynq-7000
 * M&Ms colour classification system
 * Oct-Dec 2020
 * Files:
 * knn.h
                HW accelerator prototype and SDS interfaces
 * knn.cpp
                 HW accelerator implementation
 * dataset.h Contains metadata and loads the flat files in data/
* ref vals.txt 1024 reference voctors ''
 * knn support.h SW KNN algorithm, voting function and scoring
                      1024 reference vectors (training) with 63 features
 * ref labels.txt Labels for each of the 1024 reference vectors
* query vals.txt 100 query vectors (test) with 63 features
 * query labels.txt Labels for each of the 100 query vectors
#include <knn.h>
#include <iostream>
#include <cstring>
#include <stdlib.h>
#include <climits>
#include <stdio.h>
#include "sds_utils.h"
#include <vector>
#include <algorithm>
#include <stdint.h>
#include "knn_support.h"
#include "dataset.h"
int main(int argc, char** argv)
   // Get K from user
   int knn k;
   std::cout << "Perform k-Nearest Neighbours with k = ? Please enter a</pre>
positive integer:" << std::endl;</pre>
   std::cin >> knn k;
   std::cout << "Starting KNN with k=" << knn k << "." << std::endl;
    // Heap allocation
    uint8 t* ref vecs = (uint8 t*) sds alloc(sizeof(uint8 t) * DATA SIZE
* DATA DIM); // Reference (train) set
    uint8 t* query
                        = (uint8 t*) sds alloc(sizeof(uint8 t) *
QUERY SIZE * DATA DIM); // Query (test) set
   unsigned int* d2 hw = (unsigned int*) sds alloc(sizeof(unsigned
                      // 1024 return vals
int) *DATA SIZE);
     // Heap allocation for PS algo.
    unsigned int* d2 sw = (unsigned int*) malloc(sizeof(unsigned
int) *DATA SIZE);
    // Ensure OK memory alloc.
    if((ref vecs == NULL) || (query == NULL) || (d2 hw == NULL) || (d2 sw
== NUT.T.) ) {
       std::cout << "Could not allocate on the heap." << std::endl;</pre>
       return -1;
```

```
// Load datasets onto heap to ensure similar access from both HW and SW
    for (int i = 0; i < DATA SIZE*DATA DIM; i++) {</pre>
       ref vecs[i] = mms::reference vectors[i];
    for (int i = 0; i < QUERY_SIZE*DATA DIM; i++) {</pre>
        query[i] = mms::query vectors[i];
    // Use the profiling method from SDSoC guide
    sds utils::perf counter hw ctr, sw ctr;
    // Classify all 100 query vectors using the hardware accelerator
   std::vector<int> hw results;
   uint8 t* q ptr = query;
   // profile HW algo. only during HW runtime
   for (int q = 0; q < QUERY SIZE*DATA DIM; q += DATA DIM) {</pre>
      q ptr = query + q; // advance pointer to next query vector
      hw ctr.start();
      // Compute KNN with hardware accelerator for q'th query vector
      #pragma SDS data mem attribute(ref vecs:PHYSICAL CONTIGUOUS, q ptr:PHYSICAL CONTIGUOUS,
d2 hw:PHYSICAL CONTIGUOUS)
     knn hw(ref vecs, q ptr, d2 hw);
      //knn::knn hw(mms::reference vectors, mms::query vectors + q, d2, DATA SIZE, DATA DIM);
      hw ctr.stop();
      // Classify this vector based on squared distances in d2
      auto cls idx = knn::find nearest neighbours(knn k, d2 hw, mms::reference labels,
DATA SIZE, mms::class ids);
     hw results.push back(cls idx); // Store, these are array indices, not the classes
themselves
   // Compare results and rate
   std::cout << "*** Hardware KNN results ***" << std::endl;
   auto hw accuracy = knn::knn rate(hw results, mms::query labels, QUERY_SIZE,
mms::class ids);
  std::cout << "Accuracy: " << hw accuracy << std::endl;</pre>
    // Classify all 100 query vectors using the software implementation on Arm Cortex-A9
   std::vector<int> sw results;
   // profile SW algo. only during equivalent runtime to the HW
   for (int q = 0; q < QUERY SIZE*DATA DIM; q += DATA DIM) {</pre>
      q ptr = query + q; // advance pointer to next query vector
      sw ctr.start();
       // Compute KNN in software for q'th query vector
      knn::knn sw(ref vecs, q ptr, d2 sw, DATA SIZE, DATA DIM);
      sw ctr.stop();
```

```
// Classify this vector based on squared distances in {\rm d}2
      auto cls idx = knn::find nearest neighbours(knn k, d2 sw, mms::reference labels,
DATA SIZE, mms::class ids);
     sw results.push back(cls idx); // Store, these are array indices, not the classes
themselves
  }
  // Compare results and rate
   std::cout << "*** Software KNN results ***" << std::endl;</pre>
   auto sw accuracy = knn::knn rate(sw results, mms::query labels, QUERY_SIZE,
mms::class ids);
  std::cout << "Accuracy: " << sw accuracy << std::endl;</pre>
   // Verify HW algorithm: Confirm that HW and SW get same results, sqdiff must be zero
   unsigned long sq_diff = 0;
   for(int i = 0; i < DATA SIZE; i++) {</pre>
     sq diff += SQ(d2 sw[i] - d2 hw[i]);
   std::cout << "*** Verification report ***" << std::endl;</pre>
   if(sq_diff != 0) {
     std::cout << "BAD: HW and SW Euclidian distances do not match." << std::endl;</pre>
   } else {
     std::cout << "OK: HW and SW Euclidian distances match." << std::endl;</pre>
   std::cout << "*** Performance report ***" << std::endl;</pre>
    uint64_t sw_cycles = sw_ctr.avg_cpu_cycles();
    uint64 t hw cycles = hw ctr.avg cpu cycles();
    double speedup = (double) sw cycles / (double) hw cycles;
    std::cout << "Avg. CPU cycles running KNN in software: " << sw cycles << std::endl;
    std::cout << "Avg. CPU cycles running KNN in hardware: " << hw cycles << std::endl;
    std::cout << "Speed-up: " << speedup << std::endl;</pre>
    // Free heap
    sds free (ref vecs);
    sds free (query);
    sds free (d2 hw);
    free(d2 sw);
    return 0;
15.4.2 File: knn.h
#ifndef KNN H
#define KNN H
#include <stdint.h>
#define DATA DIM 63
                          // features in a feature vector
#define DATA SIZE 1024 // size of the reference (training) set
// copy will infer DMA (FastDMA) transfer to PL (from contiquous mem area!), and specify copy
sizes
// data access is strictly required to be sequential for speed-up
#pragma SDS data copy(ref vecs[0:DATA SIZE*DATA DIM], query[0:DATA DIM], d2[0:DATA SIZE])
#pragma SDS data access pattern(ref vecs:SEQUENTIAL, query:SEQUENTIAL, d2:SEQUENTIAL)
#pragma SDS data mem attribute(ref vecs:PHYSICAL CONTIGUOUS, query:PHYSICAL CONTIGUOUS,
d2:PHYSICAL CONTIGUOUS)
void knn hw(uint8 t* ref vecs, uint8 t* query, unsigned int* d2);
#endif
```

15.4.3 File: knn.cpp

```
#include "knn.h"
\#define SQ(x) ((x)*(x))
void knn hw(
          uint8_t *ref_vecs, // Reference vectors (training data)
uint8_t *query, // Query vector (test vector)
unsigned int *d2 // Sq. Euclidian distances return value
{
   // BRAM block for local memory
    uint8 t query local[DATA DIM];
    // Partition the local BRAM for more concurrency. A high factor puts data in FFs.
   #pragma HLS ARRAY_PARTITION variable=query_local cyclic factor=32 dim=1
     // Running sum
    unsigned int sum dist = 0;
    // Get entire query vector (from DMA) to local BRAM to be read multiple times get_query: for(int \ i = 0; \ i < DATA_DIM; \ i++) \{
     #pragma HLS PIPELINE
        query local[i] = query[i];
     // Perfect nested loop
     for_each_ref_vec: for(int i = 0; i < DATA_SIZE; i++) {</pre>
         compute_dist: for(int j = 0; j < DATA_DIM; j++) {</pre>
          #pragma HLS PIPELINE
       #pragma HLS UNROLL factor=32
              // \ \textit{MAC operation to compute sq. Euclidian distance, getting } \textit{ref\_vecs sequentially}
              sum_dist += SQ(query_local[j] - ref_vecs[i*DATA_DIM + j]);
               if(j == DATA DIM-1) {
                 d2[i] = sum_dist; //
sum_dist = 0; // reset
                                            // send final sq. dist. to i-th ref.vec.
        }
   }
```

15.4.4 File: knn support.h

```
/************
 * Finding K Nearest Neighbours Algorithm
 * Created by Janus Bo Andersen, Dec 2020
 * find nearest neighbours:
 * In array of squared distances, "d2"
* with corresponding labels in "labels",
 * both of length "size",
 * the algo finds "K" smallest distances,
 * and by counting votes for each class
 * based on the classes from "all classes",
 * the most frequent (mode) is picked.
 * if it is a tie, the class for the nearest
 * neighbour is chosen.
 * knn sw: Compute sq. Euclidian distances
 * knn rate: Rate the accuracy of the classifier
 ******************
#ifndef KNN_KNN_SUPPORT_H
#define KNN KNN SUPPORT H
#define SQ(x) (x) (x)
#include <vector>
#include <algorithm>
#include <cstdint>
namespace knn {
   int find nearest neighbours(const int K,
                               const unsigned int* distances,
                               const uint8 t* labels,
                               const int size,
                                const std::vector<uint8 t>& all classes
    ) {
        // Store distance-label pairs, we sort the first and get label from the second
        std::vector<std::pair<int, uint8 t>> dl pairs;
        for (int i = 0; i < size; i++) {</pre>
           dl pairs.push back(std::make pair(distances[i], labels[i]));
        // Sort the pairs in place from lowest to highest
       std::sort(dl pairs.begin(), dl pairs.end());
        // For the K lowest distances, extract the class label
        std::vector<int> k classes;
        for (int k = 0; k < K; k++) {</pre>
           k classes.push back(dl pairs[k].second); // grab the class label
        // Count votes for each class in the original class list
        std::vector<int> k count;
        for(auto& cls: all classes) {
           k count.push back(std::count(k classes.begin(), k classes.end(), cls));
```

```
// Find the most frequent and translate it into a class index
         auto k_maxvote_itr = std::max element(k_count.begin(), k_count.end());
auto k_maxvote_idx = std::distance(k_count.begin(), k_maxvote_itr);
         // Returns the index for the most popular class in all classes
         return (int) k maxvote idx;
    void knn_sw(const uint8_t* ref_vecs, // "size" reference vectors each of length "dim"
                  const uinto_t let_vecs, // size reference vectors each of length "di const uint8_t* query, // 1 query vector of length "dim" unsigned int* d2, // allocated space to store sq. Euclid. dists. int size, // number of reference vectors
                                                 // number of features in a vector
                  int dim
    {
         unsigned long sum dist;
         // Nested loop to go through all reference vectors for (int i = 0; i < size; i++) {
              sum dist = 0;
              // MAC operation to go through all vector components for (int j = 0; j < dim; j++) {
                  sum dist += SQ(query[j] - ref vecs[i*dim + j]);
              // Store the squared Euclidian distance
              d2[i] = sum dist;
         }
     }
    const uint8 t* query labels,
                      const int query size,
                      const std::vector<uint8 t>& class ids
         // Compare results and rate
         int predict;
         int truth;
         int missed = 0;
         for (int q = 0; q < query size; q++) {</pre>
             predict = class ids[results[q]];
              truth = (int) query labels[q];
              if (predict != truth) {
                  missed++;
                  std::cout << "Misclassification of obs. " << q+1 << " out of " << query size
<< "." <<
                              " Pred.: " << predict << ", True: " << truth << std::endl;</pre>
              }
         return 1 - missed/(float) query size;
    }
#endif //KNN KNN SUPPORT H
```

}

15.4.5 File: dataset.h

```
//
// Created by Janus Bo Andersen, Dec 2020
#ifndef KNN_DATASET_H
#define KNN DATASET H
#include <vector>
#include <string>
#include <cstdint>
#define REF SIZE 1024
#define FEATURE DIM 63
#define QUERY SIZE 100
namespace mms {
    const uint8 t reference vectors[REF SIZE * FEATURE DIM] = {
       #include "data/ref_vals.txt"
    const uint8_t reference_labels[REF_SIZE] = {
    #include "data/ref_labels.txt"
    const uint8_t query_vectors[QUERY SIZE * FEATURE DIM] = {
        #include "data/query_vals.txt"
    const uint8_t query_labels[REF_SIZE] = {
        #include "data/query_labels.txt"
    const std::vector<uint8 t> class ids {1, 2, 3, 4, 5};
    const std::vector<std::string> class_names {"blue", "yellow", "brown", "red", "green"};
#endif //KNN DATASET H
15.4.6 File: sds util.h
/*
* https://github.com/Xilinx/SDSoC_Examples/blob/master/libs/sds_utils/sds_utils.h
#ifndef SDS UTILS H
#define SDS UTILS H
#include <stdint.h>
#include "sds_lib.h"
namespace sds utils {
   class perf counter
    private:
        uint64_t tot, cnt, calls;
        perf counter() : tot(0), cnt(0), calls(0) {};
        inline void reset() { tot = cnt = calls = 0; }
        inline void start() { cnt = sds_clock_counter(); calls++; };
        inline void stop() { tot += (sds_clock_counter() - cnt); };
        inline uint64 t avg cpu cycles() {return (tot / calls); };
    };
#endif
```