Name: Cooper Werner

RCS ID: Wernech @rpi.edu

PP CSCI 2500 — Computer Organization PP Spring 2024 Exam 3 (April 15, 2024)

Please silence and put away all laptops, phones, watches and any other electronic devices, etc. Using any electronic devices during the test is strictly prohibited.

- 1. DO NOT OPEN THIS TEST UNTIL TOLD TO DO SO!
- 2. READ THROUGH THE ENTIRE TEST BEFORE STARTING TO WORK.
- 3. YOU ARE ALLOWED ANY PRINTED OR HANDWRITTEN MATERIALS AND NOTES. NO OTHER MATERIALS ARE ALLOWED.
- 4. ABSOLUTELY NO ELECTRONIC DEVICES ARE ALLOWED.


This test is designed to take 110 minutes; therefore, for 50% extra time, the expected time is 2 hours and 45 minutes and 100% extra time is 3 hours and 40 minutes. Questions will not be answered except when there is a glaring mistake or ambiguity in the statement of a question. Please do your best to interpret and answer each question. Document any assumptions that you had to make.

If you need extra space for your answers, you can add a page to your test booklet. Make sure this extra page is clearly labeled with your name and question number. Make a note on the title page of your test indicating that there is an extra page. When returning your test to a proctor, make sure you give them this extra page.

This test is out of 100 points but there are some extra credit questions or parts of questions.

### 1. (20 POINTS)

Recall "Datapath With Control" figure from the textbook and lecture slides:



Suppose the following instruction is executed in this datapath:

### bne \$8, \$6, loop

where label <u>loop</u> refers to the instruction which is <u>immediately preceding</u> the given instruction . You may refer to the "MIPS Reference Data" pages at the end of this test.

Assume that data memory is all zeros and that the processor's registers have the following decimal values at the beginning of the clock cycle in which the above instruction is fetched:

											DO
1	rΩ	<sub>21</sub> 1	$r^2$	r3	r4	r5	r6	r8	r9	r31	PC
J	TU	TT	12	10						C	4194366
ı	0	-2	1	-2	0	-1	2	7	b	O	4194000
	U	-2	٠.	1			L	1			

What are the values of all inputs and outputs of the "Registers" unit, all data inputs and outputs of the "ALU" unit, all inputs and outputs of the "Add" unit in the right part of the datapath figure, and the following control signals: "Branch", "RegDst", "Zero", "ALUSrc", "RegWrite"? If there is not enough information to determine the value of any of these signals, write "N/A" for it. If the value of any signal is "Don't care", write "X" (note that "X" is not the same as "N/A").

Real Resister 1: 0601000

Real Resister 2: 0600110

Write Resister: x

Write Date: x

Real Date: 7

Real Date: 2: 2

ALUIn1: 7 ALUIn2: 2

ALUResult: 5

2000 : 0

POSITO1: 4194370

Adl Enz : -4

Add Result: 4194 366

Branch: 1

Rug DSt:X

Zero: 0


ALUSTO:0

Reg Write: 0

1001 OFFSUT = -1

### 2. (20 POINTS)

Recall "Datapath With Jumps Added" figure from the textbook and lecture slides:



Now, imagine that due to a memory chip malfunction, any words read from any address of the Instruction Memory always have 11 least significant bits (Instruction[10-0]) set to 11111111111.

Give a specific example of an instruction (i.e., a valid line of MIPS code) which would be affected by this malfunction and work incorrectly. Describe the exact behavior that will be observed when executing this instruction. If you believe that all instructions would still work correctly, explain why none of the instructions would be affected by the malfunction.

would no longer work busines the function

Field required for devermining the add

operation would be obtilled instead of obligation

this would recort in either a different

function busing run of no function being

Finally, give a specific example of an instruction (i.e., a valid line of MIPS code) which would remain unaffected by this malfunction and still work correctly. Describe the exact behavior that will be observed when executing this instruction. If you believe that not a single instruction would work correctly, explain why.

ber \$11, \$12, 2048

This would breach above 2048 instructions
in both an uneffected CPU and an effected on
because 2048 is 061111111111 the exact
number of lite that are off.

3. (30 POINTS + 10 EXTRA POINTS) For this question, you must show all work to receive credit! This question refers to the code given below and assumes a five-stage pipelined MIPS processor with stages denoted as IF, ID, EX, MEM, and WB. Use \* to represent a bubble.

Note the following assumptions:

- Forwarding is not used
- Additional hardware was used to allow us to test registers, calculate the branch address, and update the PC during the ID stage
- Statically predict branches not taken

Part a: (14/30 points) Using the notation of multi-cycle pipeline diagrams that we reviewed in class, show how all instructions go through the pipeline. Your diagram must show enough cycles until the last instruction leaves the pipeline but no more than 16 cycles. To save time, you may write just the instruction number (e.g., #1) instead of the whole instruction.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	10	EX	MEM	NB											
	IF	IO		ME	WB.			. 10							
		IF	*	*	TD.	EX		WIS			188				
					IF	X		7.13	Ex	MEM	MA	E .	4.69	12	
								16	X	×	10	EX	MEM	W 3	1/0
											14		EX		WIS
												IF	75	4	ID
															41
													ļ		
									<u> </u>	1		-			
														-	
													ļ		
															<u> </u>
	IF	I 2 IF 10 IF		IF TO EX MEM	IF IO EX MEN UB	IF TO EX MEN UB	IF IO EX MEN UB IT IO EX MEN UB	IF TO EX MEM UB  IF TO EX MEM UB  IF X X TO EX MEM  IF X X	IF TO EX MEM UB  IF TO EX MEM UB  TO EX MEM UB  TO EX MEM UB	IF TO EX MEN UB  IF TO EX MEN WB	IF TO EX MEN WB  IF X X ID EX MEN WB  IF X X IO EX MFN  IF X X IO EX MFN  TO	IF TO EX MEN WB  IF X X X X TO EX MEN WB	IF TO EX MEN WB  IF TO EX MEN WB  IF X X TO EX MEN WB  IF X X TO EX MEN WB  IF IO EX  IF IO EX	IF TO EX MEN UB  IF TO EX MEN UB  IF X X TO EX MEN UB  IF X X TO EX MEN UB  IF X X TO EX MEN UB  IF TO EX  IF X X Y TO EX  IF X Y Y TO EX	IF 70 EX MEM WB  IF TO EX MEM WB  IF X X TO EX MEM WB

azards does this code have? Clearly circle all that  (d) Forwarding								
(d) Forwarding								
(b) Control (c) Synchronization (f) None of the above								
(f) None of the above								
r instructions to minimize pipeline stalls without								

4. (30 POINTS + 20 EXTRA POINTS) Given a 32-bit architecture (both address and data buses are 32 bits) with byte-addressed main memory you designed a direct-mapped primary cache that has a total of 512 blocks with 1 word per block.

Part a: (15/30 points) Consider the sequence of memory accesses given below and write "hit", or "miss" next to each instruction. Compute the miss rate and express it either as a percentage or as a fraction of the form m/n.

load from 0xf00d0020 miss

store to 0xf00d0020 hit

load from 0xf00d0021 hit

load from 0xf00d1024 miss

load from 0xf00d2029 miss

load from 0xf00d1024 hit

store to 0xf00d0021 hit

load from 0xf00d2029 miss

load from 0xf00d1024 hit

store to 0xf00d0021 hit

Miss rate:

Part b: (6/30 points) For this cache configuration and the specific sequence of instructions given, indicate a single change that would lead to fewer misses (or write "None" if nothing could be done to decrease misses). Assume you cannot increase the total size of your cache (i.e., the total number of bits the cache occupies on the die). Be specific in describing the parameters of this change.

None as all cache mieses one Compulsory mieses, not confect or Consity missec.

Part c: (5/30 points) In the list of instructions above, use asterisks ("\*") to mark at least two instructions that exhibit temporal locality. If there are none, clearly circle the statement below:

There are no instructions in the list above which exhibit temporal locality.

Part d: (4/30 points) In the list of instructions above, use hash signs ("#") to mark at least two instructions that exhibit spatial locality. If there are none, clearly circle the statement below:

There are no instructions in the list above which exhibit spatial locality.

Part e: (8/20 extra points) Repeat the task from part (a) of this question but now with the 4-way set-associative primary cache that has a total of 512 blocks with 1 word per block and that uses LRU replacement policy.

load from Oxf00d0020 Mils

store to Oxf00d0020 Mils

load from Oxf00d0021 Mils

load from Oxf00d1024 Mils

load from Oxf00d2029 Mils

store to Oxf00d0021 Mils

load from Oxf00d0021 Mils

store to Oxf00d0021 Mils

load from Oxf00df022 Mils

Miss rate:

Part f: (8/20 extra points) Repeat the task from part (a) of this question but now with the fully set-associative primary cache that has a total of 512 blocks with 1 word per block and that uses FIFO replacement policy.

load from Oxf00d0020 will store to Oxf00d0020 will load from Oxf00d0021 will load from Oxf00d1024 will load from Oxf00d1024 will store to Oxf00d0021 will load from Oxf00d0021 will load from Oxf00df022

Miss rate:

Part g: (4/20 extra points) Discuss how miss rate is different for different cache configurations that you designed above and why. How would miss rate change for a different set of memory access instructions?

They are not different as all Carbo micsons are Compulsing misses

# 5. (20 EXTRA POINTS) Consider a magnetic disk system with the following specifications:

- Disk rotates at 7,200 revolutions per minute (RPM).
- Each sector is 512 MB.
- Data transfer rate is 100 MB/s.
- Seek time for moving the disk head to a new track is 5 milliseconds (ms) per track.

You are tasked with calculating the average read time for a random read operation from this

You are tasked with calculating the average road disk.

Rotation of Letterey 
$$\frac{1}{2}\left(\frac{7206}{60}\right) = \frac{120.1}{2} = 60$$

Deta  $\frac{1}{2}\left(\frac{7206}{60}\right) = \frac{120.1}{2} = 60$ 

Suck = 0.005,

# 6. (20 EXTRA POINTS) Consider the following 3-level cache system:

- $\bullet$  The CPU base CPI = 1 and the clock rate is 2.5 GHz
- L1 cache miss rate is 2%
- $\bullet$  L2 cache miss rate is 1% and the access time is 6 ns
- $\bullet$  L3 cache miss rate is 0.5% and the access time is 10 ns
- The access time for the main memory is 100 ns

Calculate the speedup we gain if we use a three-level cache instead of the system that only uses L1 cache. You should only solve the problem based on time and not clock cycles. If you use clock cycles you will not get any points.

CPUTime = Instruction Exec Time + munity stell time Lets six we have let Instructions With a CPI of 1 it Vill take

100 = 15

Memory stell time = Instructions & misses

= 109 X 0,02 X/e-7 2e7x1e7 = 2e0 = 25 So total CPV time = 2 + 1 5

With cooking Etro time is the same but

armory fine =

169 x 0.02.60 x 0.01x 1e x 0.005x 1e7 201 -0.00 0.005

(205 -) 1e' = /e' = 1/20 6e? 1e' 1e' 6e? 1e' 1e' 622 = 10? 20

so the specious is reflectively 2 seconds

Spondur:  $\frac{2+\frac{1}{2.5}}{\frac{1}{2.5}} = (2+\frac{1}{5.5})2.5 = 5 + 1 = 6$ 

This page is left blank for scratch work. You may show your work but DO NOT put your solutions here.

opcode

### 1 3 and 4) together MIPS Reference Data ARITHMETIC CORE INSTRUCTION SET (2) OPCODE /FMT/FT FOR-/ FUNCT CORE INSTRUCTION SET NAME, MNEMONIC MAT OPERATION Branch On FP True belt (Hex) OPCODE if(FPcond)PC=PC+4+BranchAddr (4) FI 11/8/1/--Branch On FP False bc1f NAME, MNEMONIC / FUNCT if(!FPcond)PC=PC+4+BranchAddr(4) FI MAT OPERATION (in Verilog) 11/8/0/--(Hex) Divide div Add R Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] $R \quad R[rd] = R[rs] + R[rt]$ add 0/--/--/1a (1) 0/20<sub>hex</sub> Divide Unsigned divu Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] Add Immediate R FP Add Single 0/--/--/1b R[rt] = R[rs] + SignExtImmFold bottom side (columns addi 1 8<sub>hex</sub> add.s FR F[fd] = F[fs] + F[ft](1,2)11/10/--/0 Add Imm. Unsigned addiu FP Add R[rt] = R[rs] + SignExtImmΙ add.d FR {F[fd],F[fd+1]} = {F[fs],F[fs+1]} + $9_{\text{hex}}$ (2) Add Unsigned Double 11/11/--/0 addu R[rd] = R[rs] + R[rt]FP Compare Single c.x.s\* FR FPcond = (F[fs] op F[ft]) ? 1:0 ${F[n],F[n+1]}$ 0/21<sub>hex</sub> And 11/10/--/y and R[rd] = R[rs] & R[rt]FP Compare 0 / 24<sub>hex</sub> FR FPcond = ( $\{F[fs], F[fs+1]\}\ op$ cx,d\* And Immediate R[rt] = R[rs] & ZeroExtImm11/11/--/y $\{F[ft],F[ft+1]\}\}$ ? 1:0 $c_{hex}$ \* (x is eq. lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e) livide Single div.s FR F[fd] = F[fs] / F[ft] if(R[rs]==R[rt])Branch On Equal FP Divide Single bea PC=PC+4+BranchAddr 4<sub>hex</sub> (4) 11/10/--/3 FP Divide $div.d FR \{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} /$ Branch On Not Equal bne if(R[rs]!=R[rt])Double 11/11/--/3 PC=PC+4+BranchAddr 5<sub>hex</sub> FP Multiply Single mul.s FR F[fd] = F[fs] \* F[ft] ${F[ft],F[ft+1]}$ (4) PC=JumpAddr 11/10/--/2 FP Multiply $2_{\text{hex}}$ (5) mul.d FR {F[fd],F[fd+1]} = {F[fs],F[fs+1]} \* Jump And Link jal J R[31]=PC+8;PC=JumpAddr Double 11/11/--/2 (5) $3_{hex}$ {F[ft],F[ft+1]} FP Subtract Single sub.s FR F[fd]=F[fs] - F[ft] Jump Register jr R PC=R[rs] 4 $0/08_{\text{hex}}$ 11/10/--/1 FP Subtract sub.d FR {F[fd],F[fd+1]} = {F[fs],F[fs+1]} Load Byte Unsigned 1bu $R[rt] = \{24'b0, M[R[rs]]$ Double 11/11/--/1 card {F[ft],F[ft+1]} +SignExtImm](7:0)} $24_{\rm hex}$ Load FP Single lwc1 F[rt]=M[R[rs]+SignExtImm] Load Halfword (2) 31/--/-- $R[rt]=\{16'b0,M[R[rs]$ Load FP lhu Unsigned F[rt]=M[R[rs]+SignExtImm]; 25<sub>hex</sub> ldc1 +SignExtImm](15:0)} separate (2) Double 35/--/--/--F[rt+1]=M[R[rs]+SignExtImm+4] Load Linked 11 R[rt] = M[R[rs] + SignExtImm]T Move From Hi $30_{ m hex}$ mfhi R[rd] = HiR[rd] = Lo(2,7)0 /--/--/10 Load Upper Imm. Move From Lo lui $R[rt] = \{imm, 16'b0\}$ mflo R fhex Move From Control mfc0 0 /--/--/12 Load Word lw R R[rd] = CR[rs]R[rt] = M[R[rs] + SignExtImm]10 /0/--/0 (2)23<sub>hex</sub> Multiply ಭ Nor mult ${Hi,Lo} = R[rs] * R[rt]$ nor $R[rd] = \sim (R[rs] \mid R[rt])$ 0/--/--/18 Multiply Unsigned multu 0/27<sub>hex</sub> R $\{Hi,Lo\} = R[rs] * R[rt]$ perforation Or 0/--/--/19 $R[rd] = R[rs] \mid R[rt]$ or Shift Right Arith. 0/25<sub>hex</sub> R[rd] = R[rt] >>> shamtsra 0/--/--/3 Or Immediate Store FP Single ori M[R[rs]+SignExtImm] = F[rt] $R[rt] = R[rs] \mid ZeroExtImm$ swc1 (3) dhex (2) 39/--/--/--Store FP Set Less Than M[R[rs]+SignExtImm] = F[rt];slt R R[rd] = (R[rs] < R[rt]) ? 1 : 00 / 2a<sub>hex</sub> Double (2)Set Less Than Imm. M[R[rs]+SignExtImm+4] = F[rt+1]3d/--/--/--1 R[rt] = (R[rs] < SignExtImm)? 1:0 (2)a<sub>hex</sub> FLOATING-POINT INSTRUCTION FORMATS Set Less Than Imm. R[rt] = (R[rs] < SignExtImm)sltiu Unsigned $b_{hex}$ opcode ?1:0 fint (2,6)Set Less Than Unsig. sltu funct R R[rd] = (R[rs] < R[rt]) ? 1 : 0(6) 0/2b<sub>hex</sub> 26 25 Shift Left Logical sll R opcode fmt $R[rd] = R[rt] \ll shamt$ 0 / 00<sub>hex</sub> ft immediate Shift Right Logical 26 25 srl R R[rd] = R[rt] >> shamt16 15 $0/02_{\rm hex}$ PSEUDOINSTRUCTION SET M[R[rs]+SignExtImm](7:0) =Store Byte sb $28_{\rm hex}$ NAME MNEMONIC R[rt](7:0) OPERATION (2) Branch Less Than M[R[rs]+SignExtImm] = R[rt];blt if(R[rs]<R[rt]) PC = Label Store Conditional sc Branch Greater Than R[rt] = (atomic)?1:038<sub>hex</sub> bgt if(R[rs]>R[rt]) PC = Label (2,7)Branch Less Than or Equal if(R[rs]<=R[rt]) PC = Label ble Store Halfword M[R[rs]+SignExtImm](15:0) =Branch Greater Than or Equal sh $29_{hex}$ bge $if(R[rs] \ge R[rt]) PC = Label$ R[rt](15:0) (2) Load Immediate Store Word 11 R[rd] = immediate I M[R[rs]+SignExtImm] = R[rt]sw 2b<sub>hex</sub> (2) move R[rd] = R[rs]Subtract sub R R[rd] = R[rs] - R[rt]REGISTER NAME, NUMBER, USE, CALL CONVENTION (1) 0/22<sub>hex</sub> Subtract Unsigned subu R R[rd] = R[rs] - R[rt]0/23<sub>hex</sub> PRESERVEDACROSS NAME NUMBER (1) May cause overflow exception USE A CALL? (2) SignExtImm = { 16{immediate[15]}, immediate } The Constant Value 0 (3) ZeroExtImm = { 16{1b'0}, immediate } N.A. \$at Assembler Temporary (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } No Values for Function Results (5) JumpAddr = { PC+4[31:28], address, 2'b0 } \$v0-\$v1 2-3 No (6) Operands considered unsigned numbers (vs. 2's comp.) and Expression Evaluation \$a0-\$a3 4-7 Arguments (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic No \$t0-\$t7 8-15 BASIC INSTRUCTION FORMATS Temporaries No \$s0-\$s7 16-23 Saved Temporaries Yes R opcode rs \$t8-\$t9 24-25 rd shamt Temporaries No \$k0-\$k1 26-27 Reserved for OS Kernel No opcode \$gp 28 immediate Global Pointer Yes \$sp 21 20 20 Stack Pointer Yes J

\$fp

\$ra

30

31

Frame Pointer

Return Address

Yes

No

address

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

						~\/##E	0	•		9	1	
OPCOD	ES, BASE	CONVERS	SION	, At	SCII	Hexa	7	.उ शा		Hexa-	ASC	II
MIPS	(1) MIPS	(2) MILES		T	Deci-	*******		har-	Jeci-	deci-		
opcode	funct	funct	Bina	ry	mal	deci-		cter	mal	mal	acte	
(31:26)	(5:0)	(5:0)				mal 0		UL	64	40		
(1)	sll		00 00		0	1		OH	65	41		.
` ′			00 00		1	2		TX	66	42		- 1
Ė	srl	y	00 00		2	3		TX	67	43		
jal	sra	4179	00 00		3			OT	68	44		$\neg$
beq	sllv	sqrt.f	00 01		4	5		NQ	69	45		.
bne		abs $f$	00 01		5	Č		CK	70	46		.
blez	srlv	mov f	00 0		6			BEL	71	47		)
bgtz	srav	neg. $f$	00 0		7			BS	72	48		
addi	jr		00 1		8			HT	73	49		
addiu	jalr		00 1				a	LF	74	4		
slti	movz		00 1		10		a b	VT	75	41		5
sltiu	movn		00 1		11			FF	76	4		
andi	syscall	round.w.f	00 1		12		c d	CR	77	4		
ori	break	trunc.w/	00 1		13			SO	78	4	_	
xori		$\mathtt{ceil.w} f$	00 1				e	SI	79			5
lui	sync	floor.w/	00 1		1:		f		80			P
<del></del>	mfhi			0000				DLE	81			Q
(2)	mthi			0001		•		DC1	82			Ř
1	mflo	movzf	01 (	0010	) 1	-		DC2 DC3	83			s
1	mtlo	movnf		0011			13_					T
				0100		-	[4	DC4	84			ΰ
1				0101				NAK	86			v
1				0110		_	16	SYN	8	-		w
				011			17	ETB				$\ddot{x}$
	mult		01	1000			18	CAN	8		59	Y
1	multu		01	100			19	EM	1 -		5a	ż
	div		01	101			1a	SUB				- I
	divu		01	101		27	16	ESC			5b 5c	[
	CL VII		01	110		28	1c	FS	9			
1			01	110		29	1d	GS			5d	1
-			01	111	0	30	1e	RS		4	5e	
- 1			01	111	1	31	1f	US		5	5f	<del></del>
135	add	cvt.s.f		000		32	20	Spac		6	60	- 1
1b	addu	cvt.d.f		000		33	21	- 1		7	61	a
1h	sub	cve.ag		001		34	22	11		8	62	b
lwl				00		35	23	#		9	63	<u>c</u>
1w	subu	cvt.w,f		010		36	24	\$		00	64	d
1bu		CVCING		010		37	25	%		01	65	e
lhu	or			01		38	26	&		02	66	f
lwr	xor			0 01		39	27	1		03	67	g
L	nor			0 10		40	28			04	68	h
sb				0 10		41	29		1	05	69	i
sh				0 10		42	2a	, ÷	1	06	6a	j
swl				0 10		43	2b		-   1	07	6b	k
sw	sltu			0 11		44	20		1	08	6c	T
				0 11		45	20		1	.09	6d	m
1				0 11		46	26		1	10	6е	n
swr				0 1		47	2		'   1	111	6f	0
cac				1 00		48	3(			12	70	p
1.1	tge	c.f.f				49	3		1	113	71	q
lwo		c.un.f	. 1.	1 00		50	32	-		114	72	r
lwo		c.eq $f$	. 17	11 00		51	3:			115	73	s
pre	ef tltu	c.ueq.		11 0		52	- 3			116	74	t
	teq	c.olt		110		53	3			117	75	u
1de	c1	c.ult	2. I	110		54	3			118	76	v
1d	c2 tne	c.ole	v 1	11 0		55	3	-		119	77	w
1		c.ule		11 0		56			8	120	78	x
sc		c.sf.		11 1					ا و	121	79	У
sw	c1	e.ngl	ž 1	11 1		57		Ba	:	122	7a	z
sw	rc2	c.seq		11 1		58				123	7b	{
1		c.ngl	f	11 1		59		Bb	;	124	-7c	一十一
-		c.lt,	f .		1100	60		3c 3d	_ \	125	7d	}
		c.nge	f		1101	61			- 1	126	7e	<b>~</b>
gd	ic1	0,	· 1									
	ic1 ic2	c.le			1110	62		3e 2f	>			DEL
sc		c.le.	f		1110 1111	62		3f	?	127	7f	DEL

(1) opcode(31:26) = 0 (2) opcode(31:26) =  $17_{\text{ten}}$  ( $11_{\text{hex}}$ ); if fmt(25:21)= $16_{\text{ten}}$  ( $10_{\text{hex}}$ ) f = s (single); if fint(25:21)=17<sub>ten</sub>  $(11_{hex})$  f = d (double)

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Compt

# IEEE 754 FLOATING-POINT STANDARD

3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

Exponent

### IEEE Single Precision and **Double Precision Formats:**


S

31 30

Exponent Fraction ±0 ń ± Denorm ≠0 0 anything ± Fl, Pt. Num 1 to MAX -0 +∞ MAX NaN MAX **≠**0  $\overline{S.P. MAX} = 255, D.P. MAX = 2047$ Fraction

**IEEE 754 Symbols** 

Object




### DATA ALIGNMENT

			Doub	le Word	1				
	Wo	rd		Word					
Halfy			word	Halt	fword	Half	Halfword		
	Byte	Byte	Byte	Byte	Byte	Byte	Byte		
Byte	Dyto	25,00	127	4	5	6	7		

1 2 3 4 Value of three least significant bits of byte address (Big Endian)

## EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

### EXCEPTION CODES

 XCEPTION CODES										
		DES em	Number	Name	Cause of Exception					
Number	Name		TATHITOCI		Breakpoint Exception					
0	Int	Interrupt (hardware)	9	Bp	Dicarpoint Bit option					
<del></del> -		Address Error Exception	10	RI	Reserved Instruction					
4	AdEL	(load or instruction fetch)	10	KI	Exception					
1		(load of instruction reterr)	11		Coprocessor					
	AdES	Address Error Exception		CpU	Unimplemented					
1 5	Ades	(store)	l		Arithmetic Overflow					
	IBE	Bus Error on	12	Ov						
6		Instruction Fetch	12	Ov	Exception					
		Instruction reten								
		Bus Error on	13	Tr	Trap					
7	DBE	Load or Store	1		- t v t Possetion					
		Syscall Exception			Floating Point Exception					
8	Sys	Dysouri Emop								

PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

ZE PREFIXES (10" for bisk, communication,										
		Symbol	IEC Size	Prefix	Symbol					
SI Size	Prefix		210	Kibi-	Ki					
$10^{3}$	Kilo-	K								
106	Mega-	M	220	Mebi-	Mi					
			230	Gibi-	Gi					
10 <sup>9</sup>	Giga-	G		Tebi-	Ti					
10 <sup>12</sup>	Tera-	T	240							
		P	250	Pebi-	Pi					
10 <sup>15</sup>	Peta-		260	Exbi-	Ei					
10 <sup>18</sup>	Exa-	E								
	Zetta-	Z	270	Zebi-	Zi					
1021		V	280	Yobi-	Yi					
1024	Yotta-	Y	4							