

# Multiprocessors

Programming Massively Parallel Multiprocessors and Heterogeneous Systems (Understanding and programming the devices powering AI)

Jonathan Appavoo

Multiprocessor?

# Multiprocessors

- **EASY: A computer with more than one processing unit (CPU/Core)**
- **The Promise / Hope : Make things bigger (scale up) and things get better**
  - Amdhal's Law Perspective : Reduce execution by adding more processors – get your work done faster
  - Gustafson's Law Perspective: Get more work done in the same time by adding more processors

# Multiprocessors

- **HARD: How do we organize them and program them?**
  - How do we make them bigger? What **is** and what **is not** shared?
    - Connect computers on a network – Distributed system
      - Easy to scale
      - But very different programming model
    - Add more CPUs to an existing computer
      - Hard to scale
      - But a “familiar” programming model

# Concurrency vs Parallelism?

# Concurrency vs Parallelism

- **Concurrency:**
  - Computing: the ability to execute more than one program or task simultaneously
- **Parallelism:**
  - Computing: the use of parallel processing in computing systems

**Do multiple things at the same time to get work done faster!**  
**All good cooks understand parallelism!**

# Multiprocessors: Spectrum


**Tightly Coupled**

HW Consolidation




**Loosely Coupled**

# Multiprocessors: Spectrum







# Multiprocessors: Spectrum




# Multiprocessors: Spectrum




# Multiprocessors: Spectrum




# Multiprocessors: Spectrum





# Multiprocessors: Our Focus: SMMP




# Multiprocessors: Our Focus: Hybrid SMMP\*\*





# General Purpose Shared Memory Multiprocessors (SMMPs): Our Starting point



2 Socket



4 Socket




8 Socket

What are some of your observations?

# General Multiplication

diagram of a 18-core  
Intel Skylake server  
Xeon W (2021)



# point




# Parallelism : Some intuition

## GPRS

PC	
RSP	
RAX	
RBX	
RCX	
⋮	
R15	

```
void  
vecAdd(long *a,long *b,long *c,int dim)  
{  
    for (int i=0;i<dim;i++){  
        c[i] = a[i] + b[i];  
    }  
}
```



- Some Obvious approaches
- and some not so obvious

# Parallelism : Obvious 1: Multi-threading

HW Thread 0    HW Thread 1


GPRS

GPRS

PC	
RSP	
RAX	
RBX	
RCX	
⋮	
R15	

PC	
RSP	
RAX	
RBX	
RCX	
⋮	
R15	

```
void
vecAdd(long *a,long *b,long *c,int dim)
{
    for (int i=0;i<dim;i++){
        c[i] = a[i] + b[i];
    }
}
```



- **HW: Duplicate GPRS and execution loop**
- **SW: Modify to support and use “threads”**
  - eg. split work across two thread each doing DIM/2 additions
  - OS/Libraries organize memory so that each thread has its own stack and provide ways to create and destroy
- **SW threads do not have to have a HW thread but thread parallelism only if there are at least 2 HW Threads**

# Parallelism : Obvious 2: Vectorize HW (SIMD)

## GPRS


SIMD Registers (eg. Intel SSE, AVX2, AVX-512)

PC		ymm0				
RSP		ymm1				
RAX		ymm2				
RBX		ymm3				
RCX		ymm4				
	⋮					
R15		ymm15				

void

vecAdd(long \*a, long \*b, long \*c, int dim)

```
for (int i=0; i<dim; i++) {
    c[i] = a[i] + b[i];
}
```



- **HW: Add a new type of “wide” register that can hold multiple values and associated instructions for loading, storing and operating on the new registers**
  - New instructions apply operation in parallel across all values in the registers: eg. VPADDQ ymm1, ymm2/mem
- **SW: Modify to support and use new SIMD types**
  - Don't have to explicitly write parallel code but must use new types and instructions:
    - Code must be written to specific widths supported by hardware
    - eg. load 4 longs, add 4 longs and store 4 longs

# Parallelisms: Multi-threading and SIMD

Both required HW changes and SW changes. While SIMD seems less intrusive it is also less general and requires you to carefully know what you're hardware supports and “map” your data to it! If a new vector width is added you need to at least recompile if not rewrite.

# Not Obvious : Instruction Level Parallelism (ILP)

- **Can we modify HW without modifying the SW**
  - Instruction Level Parallelism (typical ideas used)
    - Idea 1: Pipelining : overlapped instruction execution
    - Idea 2: Superscaler: multiple instruction execution
    - Idea 3: Out-of-Order execution
    - Idea 4: Speculative execution: a head of time execution

# Instruction Level Parallelism: "execution"



GPRS

PC	
RSP	
RAX	
RBX	
RCX	
⋮	
R15	

- HW breaks instruction "Execution" into stages
- And allows, *when possible*, stages of instructions to overlap


Instruction Fetch    Instruction Decode Register Fetch    Execute Address Calc.    Memory Access    Write Back

IF    ID    EX    MEM    WB



# Instruction Level Parallelism: Pipelines

Cycle	Stage
0	Four instructions are waiting to be executed
1	Green fetch
2	Green decode, Purple fetch
3	Green execute, Purple decode, Blue fetch
4	Green write-back, Purple execute, Blue decode, Red fetch
5	Green completed, Purple write-back, Blue execute, Red decode
6	Purple completed, Blue write-back, Red execute
7	Blue completed, Red write-back
8	Red completed




# ILP: pipeline depth and hazards

- **Depth: Number of Stages** – more stages more overlap
- **Pipeline Hazards** → causes stalls and bubble : pipeline stage must wait (cycle is empty)
  - Read after Write (RAR) (next instruction needs data not yet written by a previous instruction) –  
ADD R1, R2, R3; SUB R4, R1, R5
  - Structural hazard – not enough resources (eg. three memory operations needed but only two “ports” to memory)
  - Control hazard – Branching : can’t determine which instruction comes next due to branch/jump
- **Some instruction orders are better than others**
  - Compiler and programmer can improve performance by choosing instructions and orders that improves pipeline performance
    - Organize instructions to maximize independence
    - Reduce branches – straighten code – eg. unroll loops
- **Many HW ILP techniques work to reduce hazards**



# ILP: Super Scalar

- **Width: Number of pipelines – Super Scalar (multi-issue)**



- Not SIMD (vector processing) but can execute more than one instruction at a time
- Can fetch and execute more than one instruction at a time
- **eg. more than one pipeline**
  - Eg. fetch two instructions, decode two, execute two...
- **Again only works if instructions do not “conflict” for resources**
  - Or depend on each other
  - Compiler and programmer can write code that better exploits supers-scalar design

# ILP: Out-of-Order Execution

- **HW allowed to execute instruction Out of the the order they appear in the program!**
  - Help to reduce the impact of hazards due to in-order execution
  - HW can move on to another instruction while prior instructions are waiting (stalled due to data not ready)
  - Later instructions, in program order, can complete before prior ones!
  - HW is responsible for figuring out when it is “safe” and how to avoid “clobbering” registers
- **More like scheduling – HW has a scheduler that executes instructions as they become ready.**
  - However, processor must do it in a way that avoids “problems”
- **Note out-of-order memory operations can happen even without Out-of-Order execution:**
  - caches already introduce this problem.

# ILP: Speculative Execution

- **Taking a walk on the wild side to avoid hazards and Increase ILP**
  - Predict branch and start executing before we know for sure if our guess was right
  - Allows us to fill the pipeline even if a branch is encountered
- **How do we predict?**
- **What do we do if we are wrong?**

# Parallelism in the modern age

- **Most modern processors include a mixture of all these techniques**
  - Multi-cores: Several HW threads on a single chip
    - Each core implements various ILP techniques
  - Multi-socket: Several multi-core chip
- **Large Caches to try and help hide memory latency**
  - Can't execute instructions fast when memory is slow
    - Caches used to mitigate latency

# Parallelism: Simultaneous Multi-threading/Hyper-threading

- Like super-scalar but core/processor can issue multiple instructions from more than one thread (stream of instructions)
- Each “Hyper-thread” has its own registers but
- Shares resources normally independent for multi-core hw threads
  - Shared L1 Cache
  - Typically shared page-table (Virtual Address Space aka the same process)
- Idea is that that hardware will be able to execute hyper-threads to hide memory latency more easily as the instructions come from independently programmed, but related threads (stalling one and continuing with the other)
- JA RANT

# What is a core (of a General Purpose processor)?

- **HW Unit for “Task” level parallelism**
  - Supports one more HW threads
    - Has a set registers
    - Has a collection of “Execution Units” that can be used as stages of an instruction pipeline
  - Each can execute threads from different or the same process
    - Two cores allows two
      - independent programs to run in parallel
      - Or at least two threads of the same program to run in parallel


# Explicit Multi-processing with Threads:

## Thread -level concurrency



- **HW**

- Independent set of General Purpose Registers (GPRS)
- Can execute a sequential stream of instructions (albeit potentially using ILP techniques)
- Typically has lots of caches to improve / hide latency of memory accesses (L3, L2, L1)
- Each executes **independently**




# Explicit Multi-processing with Threads:

## Thread -level concurrency



- **SW**

- Software ensures that each HW thread is configured “correctly”
  - PC can be initialized independently (but you are free to use same starting point)
  - Each has their own independent stacks. (**why is this important?**)
- All threads in a process share memory but NOT registers!
- POSIX threads are an example of an Application Programmer Interface (API) for threads
- OS / Libraries map  
SW thread → HW threads






# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



- All threads can access all instructions/code
- Can pass pointers around
- Any thread can access an data structure:
  - Share simple variables, arrays, lists, queues, trees, etc!
- Makes things feel familiar
  - No need for message passing
  - Explicit communication
  - No need for Remote Procedure Calls (RPC)

```
void  
vecAdd(long *a,long *b,long *c,int dim)  
{  
    for (int i=0;i<dim;i++){  
        c[i] = a[i] + b[i];  
    }  
}
```



# Explicit Multi-processing with Threads: good, bad and the ugly



```
1 #include <string.h>
2 #include <stdlib.h>
3 #include <assert.h>
4 #include <pthread.h>
5
6 #define DIM 1024
7 long A[DIM], B[DIM], C[DIM];
8
9 // The work
10 void vecAdd(long *a, long *b, long *c, int dim) {
11     for (int i=0; i<dim; i++) {
12         c[i] = a[i] + b[i];
13     }
14 }
15
16 // dummy load
17 void loadVec(long *v, int dim) {
18     for (int i=0; i<dim; i++) {
19         v[i] = rand();
20     }
21 }
22
23 // struct to pass args to work thread
24 struct wargs { int dim; long *a, *b, *c; };
25
26 // entry point for additional worker thread
27 // 1. unpack arguments, and
28 // 2. call vecAdd
29 void *worker(void *arg) {
30     struct wargs *wa = arg;
31     vecAdd(wa->a, wa->b, wa->c, wa->dim);
32 }
```

```
34 int main(int argc, char **argv) {
35     struct wargs wa;
36     pthread_t tid;
37     int rc, hd;
38
39     // load A and B vectors
40     loadVec(A, DIM);
41     loadVec(B, DIM);
42
43     // split work in half
44     hd = DIM/2;
45
46     // pack arguments for worker and create thread
47     wa.a = A; wa.b = B; wa.c = C; wa.dim = hd;
48     rc = pthread_create(&tid, NULL, worker, &wa);
49     assert(rc == 0);
50
51     // main thread takes care of remainder
52     vecAdd(&A[hd], &B[hd], &C[hd], DIM-hd);
53
54     // wait for worker
55     rc = pthread_join(tid, NULL);
56     assert(rc == 0);
57
58     // Normally we would do something with C
59     return 0;
60 }
```

# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>

volatile int counter = 0;

void *func(void *)
{
    for (int i=0; i<1000; i++) counter++;
}

int main(int argc, char **argv)
{
    pthread_t *tid;
    int rc, i, n=10;

    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);

    for (i=0; i<n; i++) {
        rc = pthread_create(&tid[i], NULL, func, NULL);
        assert(rc == 0);
    }

    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }

    free(tid);
    printf("main thread counter=%d\n", counter);
    return 0;
}
```

```
$ ./counter0 1
main thread counter=1000
$ ./counter0 10
main thread counter=10000
$ ./counter0 100
main thread counter=99950
$
```

# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>
```

```
volatile int counter = 0;
```

```
void *func(void *)
```

```
{
    for (int i=0; i<1000; i++) counter++;
}
```

```
int main(int argc, char **argv)
{
```


```
    pthread_t *tid;
    int rc, i, n=10;
```

```
    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);
```

```
    for (i=0; i<n; i++) {
        rc = pthread_create(&tid[i], NULL, func, NULL);
        assert(rc == 0);
    }
```

```
    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }
```

```
    free(tid);
    printf("main thread counter=%d\n", counter);
    return 0;
}
```



Physical Cores/Processors : common page table pointer,  
but GPRS can be arbitrary eg. PC is different

# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>
```

```
volatile int counter = 0;
```

```
void *func(void *)
{
    for (int i=0; i<1000; i++) counter++;
}
```

```
int main(int argc, char **argv)
{
```

```
    pthread_t *tid;
    int rc, i, n=10;
```

```
    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);
```

```
    for (i=0; i<n; i++) {
        rc = pthread_create(&tid[i], NULL, func, NULL);
        assert(rc == 0);
    }
```

```
    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }
```

```
    free(tid);
    printf("main thread counter=%d\n", counter);
    return 0;
}
```

Basic problem: updating shared data structures  
concurrently

MOV 0xdeadbeef, %eax

ADD \$1, %eax

MOV %eax, 0xdeadbeef

MOV 0xdeadbeef, %eax

ADD \$1, %eax

MOV %eax, 0xdeadbeef

OK



# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>
```

```
volatile int counter = 0;
```

```
void *func(void *)
{
    for (int i=0; i<1000; i++) counter++;
}
```

```
int main(int argc, char **argv)
{
```

```
    pthread_t *tid;
    int rc, i, n=10;
```

```
    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);
```

```
    for (i=0; i<n; i++) {
        rc = pthread_create(&tid[i], NULL, func, NULL);
        assert(rc == 0);
    }
```

```
    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }
```

```
    free(tid);
    printf("main thread counter=%d\n", counter);
    return 0;
}
```

Basic problem: updating shared data structures  
concurrently

MOV 0xdeadbeef, %eax  
ADD \$1, %eax  
MOV %eax, 0xdeadbeef

MOV 0xdeadbeef, %eax  
ADD \$1, %eax  
MOV %eax, 0xdeadbeef

OK

# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>
```

```
volatile int counter = 0;
```

```
void *func(void *)
{
    for (int i=0; i<1000; i++) counter++;
}
```

```
int main(int argc, char **argv)
{
```

```
    pthread_t *tid;
    int rc, i, n=10;
```

```
    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);
```

```
    for (i=0; i<n; i++) {
        rc = pthread_create(&tid[i], NULL, func, NULL);
        assert(rc == 0);
    }
```

```
    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }
```

```
    free(tid);
    printf("main thread counter=%d\n", counter);
    return 0;
}
```

Basic problem: updating shared data structures concurrently

MOV 0xdeadbeef, %eax

ADD \$1, %eax

MOV %eax, 0xdeadbeef

MOV 0xdeadbeef, %eax

ADD \$1, %eax

MOV %eax, 0xdeadbeef

**BAD : RACE**

What would be the observed behaviour?

# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



- Need to control concurrency when touching shared data structures

- Mutual Exclusion:

- HW atomic instructions
- SW Locks and MUTEX's

```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>

volatile int counter = 0;

void *func(void *)
{
    for (int i=0; i<1000; i++) __atomic_fetch_add(&counter, 1, __ATOMIC_SEQ_CST);
}

int main(int argc, char **argv)
{
    int rc, i, n=10;

    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);

    for (i=0; i<n; i++) {
        rc = pthread_create(&(tid[i]), NULL, func, NULL);
        assert(rc == 0);
    }

    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }

    free(tid);
    printf("main thread counter=%d\n", counter);
}
```

4011f5: f0 83 05 c3 2e 00 00 lock addl \$0x1,0x2ec3(%rip)



# Explicit Multi-processing

## Shared memory: good,

- Need to control concurrency when touching shared data structures
- Mutual Exclusion:
  - HW atomic instructions
  - SW Locks and MUTEX's

```
#include <stdio.h>
#include <assert.h>
#include <pthread.h>
#include <stdlib.h>
```

```
pthread_mutex_t lock;
volatile int counter = 0;
```

```
void *func(void *) {
    for (int i=0; i<1000; i++) {
        pthread_mutex_lock(&lock);
        counter++;
        pthread_mutex_unlock(&lock);
    }
}
```

```
int main(int argc, char **argv) {
    pthread_t *tid;
    int rc, i, n=10;

    if (argc == 2) n = atoi(argv[1]);
    tid = malloc(sizeof(pthread_t) * n);

    rc = pthread_mutex_init(&lock, NULL);
    assert(rc == 0);
    for (i=0; i<n; i++) {
        rc = pthread_create(&(tid[i]), NULL, func, NULL);
        assert(rc==0);
    }

    for (i=0; i<n; i++) {
        rc = pthread_join(tid[i], NULL);
        assert(rc == 0);
    }
}
```



# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



- **But concurrency control is hard!**

```
pthread_mutex_t lockA;  
pthread_mutex_t lockB;
```

- Deadlocks

- Live-locks

- Bugs

- Bad performance

- Even when you don't realize it

⌘

```
pthread_mutex_lock(lockA);  
pthread_mutex_lock(lockB);
```

⌘

```
pthread_mutex_lock(lockB);  
pthread_mutex_lock(lockA);
```

# Explicit Multi-processing with Threads:

## Shared memory: good, bad and the ugly



- **But concurrency control is hard!**

```
pthread_mutex_t lockA;  
pthread_mutex_t lockB;
```

- Deadlock
- Live-lock
- Bugs
- Bad performance

REMEMBER: Amdhal's Law

Locking/Mutex → sequential execution → reduces parallelism

→ **limits scalability**

But correctness does matter ;-)

```
lock(lockB);  
lock(lockA);
```

- Even when you don't realize it

# Memory Coherency Models are subtle

- **One there is only one thread what you expect is easy**
  - Read of a memory location should return value of last write
- **But when there are multiple threads what does last mean?**
  - A global total sequential order is expensive to implement
  - Many memory models have been proposed that weaken semantics to provide better performance:
    - Sequential, Processor, Weak, Release, Lazy Release, ...
- <https://dl.acm.org/doi/pdf/10.1145/325096.325102>

# Shared Memory Multiprocessors and Caches

## Cache Coherency

### Switch to keynote