# Lecture 5: Introduction to CUDA 3: Synchronization and Streams

CS599: Programming Massively Parallel Multiprocessors and Heterogeneous Systems (Understanding and programming the devices powering AI)

#### Recall

- GPU hardware organization -- compute capability
- Kernels, threads, warps, blocks, grids
- Kernel invocations, device synchronization
- Occupancy -- calculator and API
- GPU memories, CPU-GPU memory transfers
  - Registers, Shared Memory, Constant Memory, Local Memory and Global Memory
    - Global memory transfer: maximizing coalecsing
    - Local memory banked: avoid conflicting access pattern
- Block-level thread barriers: syncthreads()

## Recall: \_\_syncthreads()

- block-level synchronization barrier
- each thread, when it reaches the statement, blocks until
  - all other threads have reached it as well
  - AND all global and shared memory written by the threads are visible to all threads (includes a memory fence)
- Note: threads in different blocks cannot synchronize!

Q: What do you do if you want to sync threads across blocks?

Implicit barrier

NVIDIA now has support for defining a graph of kernel invocations so that you don't have to come back to the host create the barrier between kernels

Kernel 1

Kernel 2

https://dovoloper.pyidia.com/blog/ouda.grapha/

#### Aside: "Esoteric" syncthread friends

See CUDA Programming Guide (CPG) for details https://docs.nvidia.com/cuda/cuda-c-programming-guide/#synchronization-fund

```
int __syncthreads_count(int predicate);
```

 returns to all threads of the block the number of threads for which the value passed in was non-zero

```
int __syncthreads_and(int predicate);
```

• returns to all threads of the block non-zero (true) if the add of all values passed in where non-zero (true). eg all passed in 1

```
int __syncthreads_or(int predicate);
```


 returns to all threads of the block non-zero (true) if the or of all values passed in is non-zero (ture). eg. any passed in 1


```
void __syncwarp(unsigned mask=0xffffffff);
```


• Like syncthreads but operates on the threads (lanes) of a warp. Can be used with a subset using mask to identify which lanes of the warp are participating

#### Beyond syncthreads: Co-op Groups and Graphs

- 1. Cooperative Groups https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#cooperative-groups
  - flexibly create groups of threads
  - allows syncronization within blocks and across blocks
  - and even across grids and devices
- 2. CUDA Graphs https://docs.nvidia.com/cuda/cuda-c-programming-guide/#cuda-graphs
  - new model for work submission
  - a series of kernel lauches can be connected by dependencies and handed over
  - no need to go back to the CPU
    - eliminate "launch latency" for repeated launch
    - reduce system overheads







# **Atomic Functions**

https://docs.nvidia.com/cuda/cuda-c-programming-guide/#atomic-functions

#### **Concurrency Control**

Of course we should be creatively trying to eliminate the need (at least on the "hot paths")

Also creative use of sync functions might be better (have to measure)

#### **Atomic Operations: Motivation**

#### **Need for Mutexs/Locks**

Need threads to update a shared value (eg. a counter in shared memory or global)

```
__shared__ int count;
... if (...) count++
```

• Problem if two (or more) threads do it at the same time

	thread 0	thread 1	thread 2	thread 3
	read	read	read	read
time	add	add	add	add
	write	write	write	write
1	,			

### **Atomic Operations: CAS**

Compare & Swap: Common hardware provided atomic primitive

```
int atomicCAS(int* address, int compare, int val);

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=_syncthreads#atomiccas

atomically {
  int old = *address; // load copy into register
  if (old == compacts) // load copy into register
```

int old = \*address; // load copy into register
if (old == compare) /
 \*address = val;
}
return old;

"...any atomic operation can be implemented based on atomicCAS()"

#### **Atomic Operations: CAS**

Compare & Swap : eg. Lock/Mutex

```
int atomicCAS(int* address, int compare, int val);
```

```
__device__ void mutex_lock(unsigned int *mutex) {
atomically {
                       unsigned int ns = 8;
 int old = *addres
                       while (atomicCAS(mutex, 0, 1) == 1) {
 if (old == compa
                           __nanosleep(ns);
                           if (ns < 256) {
   *address = val
                               ns *= 2;
return old;
"...any atomic ope
based on atomic( __device__ void mutex_unlock(unsigned int *mutex) {
                       atomicExch(mutex, 0);
```

#### **Atomic Operations: CAS**

Compare & Swap : eg. Lock/Mutex

```
int atomicCAS(int* address, int compare, int val);
                   __device__ void mutex_lock(unsigned int *mutex) {
atomically {
                      unsigned int ns = 8;
 int old = *addres
                      while (atomicCAS(mutex, 0, 1) == 1) {
 if (old == compa
                          __nanosleep(ns);
                          if (ns < 256) {
   *address = val
                                                        This is not a "usefully" correct
                              ns *= 2;
                                                                  version!
return old;
                                                          Requires memory fences
                                                              (discussed later)
"...any atomic ope
based on atomic(__device__ void mutex_wnlock(unsigned int *mutex) {
                      atomicExch(mutex, 0);
```

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_\_syncthreads#nanosleep-example

# More useful Atomic Operation provided Often won't need lock

- Arithmetic Functions
  - atomic[AddlSublExchlMinlMaxlInclDeclCAS]()
- Bitwise Functions
  - atomic[AndlOrlXor]()
- Others
  - CUDA >12.8 added some new one that follow GNU atomic built-in function signatures
    - \_\_nv\_atomic[loadlload\_nlstorelstore\_nlthread\_fence]
      - Also introduced similar ones for the Arithmetic and Bitwise
- Above for various word types (int, long long, float, double, etc)

BUT BE CAREFUL: Avoid and when needed try to limit frequency of updating a Global Memory word -- Perf will suck especially under contention

## Atomic Operation: Memory order and scope

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_\_syncthreads#atomic-functions

 In general assume relaxed memory order "there are no synchronization or ordering constraints imposed on other reads or writes, only this operations atomicity is quaranteed" https://en.cppreference.com/w/cpp/atomic/memory\_order.html

 In general atomic functions that take an address can be used with data located in Global or Shared memory

```
enum memory_order
{
    memory_order_relaxed,
    memory_order_consume,
    memory_order_acquire,
    memory_order_release,
    memory_order_acq_rel,
    memory_order_seq_cst
};
```

```
C++ standard does NOT expose heterogenous costs -- CUDA does
```

**Default for CUDA API** 

```
namespace cuda {
enum thread_scope {
  thread_scope_system,
  thread_scope_device,
   thread_scope_block,
   thread_scope_thread
};
} // namespace cuda
```

#### **Atomic Operation: Thread Fences**

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_\_syncthreads#memory-fence-functions

CUDA Programming Model assumes device with a weakly-ordered memory model.

- Order of writes to shared memory, global memory, pagelocked host memory, and memory of a peer device by a thread
- 2. Is **NOT** necessarily **the order** in which the data is observed being written by another CUDA or host thread

"It is undefined behavior for two threads to read the same memory location without [memory] synchronization"

#### **Atomic Operation: Thread Fences**

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_\_syncthreads#memory-fence-functions

```
_{\text{device}} int X = 1, Y = 2;
__device__ void writeXY()
    X = 10;
    Y = 20;
__device__ void readXY()
    int B = Y;
    int A = X;
```

#### Assume

- 1. Thread 1 executes writeXY()
- 2. Thread 2 executes readXY()

Possible outcomes:

Α	1	10	10	1
В	2	2	20	20

Fix:

\_\_threadfence\_block();
wait until all memory writes are visible to all thread
in block

threadfence();

wait until all memory writes are visible to all threads

NOTE: \_\_syncthreads() ensures both threads and memory are "synched"

#### **Atomic Operation: Thread Fences**

Assume

```
_{\text{device}} int X = 1, Y = 2;
                                 1. Thread 1 executes writeXY()
                                 2. Thread 2 executes readXY()
__device__ void w
                  Don't forget that you may need to use __volatile__ to
    X = 10;
                    avoid compiler optimizations that can reorder your
    Y = 20;
                   instructions (eg loads and stores) or optimize them
                                          away.
__device__ void reauxi()
                                   threadfence block();
                               wait until all memory writes are visible to all thread
    int B = Y;
                               in block
    int A = X;
                                   threadfence();
                               wait until all memory writes are visible to all threads
```

NOTE: \_\_syncthreads() ensures both threads and memory are "synched"

## Warp Synchronous Operations

Threads of a warp are called lanes, with lane ids (0 -- 31)

- Warp Shuffle Functions
   https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_syncthreads#warp-shuffle-functions
  - \_\_shfl\_sync, \_\_shfl\_[upldownlxor]\_sync
    - synchronous (all threads of warp must execute)
    - exchange variables/data between threads (lanes) of a warp without shared memory (using registers)
    - no implied memory fence (no memory order)
    - can implement bcsts, scans, etc.
- Warp Vote functions
   https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_\_syncthreads#warp-vote-functions
  - \_\_[alllanylballot]\_sync,\_\_active\_mask
    - all eval pred true, any one eval true, ballot exactly who was true
  - who is active with right now
- Warp Reduce Functions https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_syncthreads#warp-reduce-functions
  - \_\_reduce\_[addlminlmaxlandlorlxor]\_sync
    - eg. sum a value across threads sum = \_\_reduce\_add\_sync(0xFFFFFFFF, value)
- Warp Match Functions
   https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_\_syncthreads#warp-match-function
  - \_\_match\_[anylall]\_sync
    - any: returns mask of lanes that have the same value of a variable with respect to the calling lane (who else has my value)
    - all: mask of lanes that have the same value as that of lane 0

# Warp Synchronous Operations

Threads of a warp are called lanes, with lane ids (0 -- 31)

- Warp Shuffle Functions
   https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_syncthreads#warp-shuffle-functions
  - \_\_shfl\_sync, \_\_shfl\_[upldownlxor]\_sync
    - synchronous (all threads of warp must execute)
    - exchange variables/data between threads (lanes) of a warp without shared memory (using registers)
    - no implie
    - can imple
- Warp Vote fu
  - \_\_\_[alllanylba
    - all eval pr
  - who is active

These seem like they could be fun to geek out on.

Consider something as simple as a shared incrementing counter

- Warp Reduce
  - \_\_reduce\_[addlminlmaxlandlorlxor]\_sync
    - eg. sum a value across threads sum = \_\_reduce\_add\_sync(0xFFFFFFFF, value)
- Warp Match Functions https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=\_syncthreads#warp-match-functions
  - \_\_match\_[anylall]\_sync
    - any: returns mask of lanes that have the same value of a variable with respect to the calling lane (who else has my value)
    - all: mask of lanes that have the same value as that of lane 0

# Asynchrony

Overlapping I/O with other work is a critical strategy

- 1. Use hardware that can do things without tying up computational resources (execution units and registers)
- 2. Maximize parallel I/O channels -- get them all busy

# **Asynchronous Programming Model**

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=async#asynchronous-simt-programming-model

NVIDIA has been adding more and more support for fine grained asynchronous operations

# Asynchronous SIMT Programming Model

#### Provides acceleration to memory operations

- 1. memcpy\_async
  - move data asynchronously
  - while continuing to compute
- 2. builds on memcpy and barrier abstractions (with hw acceleration)
  - a copy from src to destination by a pretend help thread ("as-if-thread")
  - whose completion can be synchronized with by: cuda::pipeline, cuda::barrier or cooperative\_groups::wait
    - I assume there must be some underlying C API as well
- 3. See Programming Guide for examples and details https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=async#asynchronous-data-copie

```
shared[local_idx] = global_in[global_idx];
```

```
cooperative_groups::memcpy_async(group, shared, global_in + batch_idx, sizeof(int) * block.size());
```


transfers from global to shared memory can benefit from HW accel and avoids registers but comes with its own cost https://docs.nvidia.com/cuda/cuda-c-programming-guide/#performance-guidance-for-memopy-async

# Asynchronous Concurrent Execution (Overlapping I/O and Kernel Execution)

Coarse grain: Overlapping Host and Device data movement using multiple CUDA streams

#### Streams to launch multiple kernels conc.

- All CUDA operations run in a "stream"
  - executed in order
  - by default: NULL stream, declared implicitly
- For more concurrent operation (eg 2 concurrent kernels) use multiple streams
  - must be declare explicitly
  - handle (pStream) used to identify steam in other calls



- concurrency achieved if devices is capable of
  - async memory copy (asyncEngineCount)
  - concurrent execution with copy (concurrentKernel)

#### Stream creation

```
cudaStream_t stream[2];
for (int i = 0; i < 2; ++i)
    cudaStreamCreate(&stream[i]);
float* hostPtr;
cudaMallocHost(&hostPtr, 2 * size);</pre>
```

- Do not use stream 0 (default)
  - Synchronizing on stream 0 waits until ALL streams completed

#### Stream: cudaMemcpyAsync

- returns immediately host side
- careful:
  - error returned may be from an earlier call
  - host memory being accessed must be pinned

#### Stream use

- Queue up operations to schedule for device to schedule
- cudaMemcpyAsync(...)
  - returns immediately
    - error maybe from earlier call
    - host memory must be pagelocked (pinned)
- Above may not result in maximum overlap (see later)

#### Stream destruction

```
for (int i = 0; i < 2; ++i)
  cudaStreamDestroy(stream[i]);</pre>
```

- Async
- if called before stream is complete and resources will be release when stream on device is complete

# Stream Concurrency example

**Serial Execution:** 

h2d xfer kernel d2h xfer

### Stream Concurrency example

**Serial Execution:** 

h2d xfer kernel d2h xfer

2-way concurrent with 4 streams:

h2d xfer k d2h

d2h

k d2h

k d2h

#### Stream Concurrency example

**Serial Execution:** 

h2d xfer kernel d2h xfer

2-way concurrent with 4 streams: 3 way concurrent:

h2d xfer h2d d2h d2h k d2h h2d d2h d2h h2d d2h k d2h d2h h2d K K

#### Stream concurrency requirements

- CUDA operations must be in different, non-zero, streams
- cudaMemcpyAsync with host 'pinned' memory
  - Page-locked memory
    - cudaHostMalloc() or cudaHostAlloc()
- Sufficient resources must be available
  - cudaMemAsyncs in different directions
  - device resources (SMEM, registers, blocks, etc)

#### Stream concurrency requirements

- CUDA operations must be in different, non-zero, streams
- cudaMemcpyAsync with host 'pinned' memory
  - Page-locked memory
    - cudaHostMalloc() or cudaHostAlloc()

Enough DMA Engines for concurrent I/O

- Sufficient resources must be available
  - cudaMemAsyncs in different directions
  - device resources (SMEM, registers, blocks, etc)


Enough compute resources for concurrent kerenel execution


# Stream: Overlap of Data Transfers and Kernel Execution https://docs.nvidia.com/cuda/cuda-c-programming-guide/#overlapping-behavior

• "amount of exection overlap between two streams depends on the order in which the commands are issued to each stream"

# Stream: Overlap of Data Transfers and Kernel Execution

- Beware of Head-of-line (HOL) blocking
  - Resource Contention/Camping
    - DMA engines
    - Or compute resources





#### **Event Streams**

https://docs.nvidia.com/cuda/cuda-c-programming-guide/#explicit-synchronization

https://docs.nvidia.com/cuda/cuda-c-programming-guide/#events

```
cudaEvent_t event ;
cudaEventCreate( &event ) ;
```

- Marker in a stream
  - synchronize stream execution
  - monitor device progress
  - Useful for synchronizing concurrent streams

```
cudaEventRecord( event, stream[i] );
```

Like an operation added to the stream that sets a flag host-side when it reaches head of work queue GPU-side

Blocks until event occurs

```
cudaStreamWaitEvent( event ) ;
cudaQueryEvent( event ) ;
```

CUDA\_SUCESS if event occurred

### Stream: Host functions (Callbacks)

https://docs.nvidia.com/cuda/cuda-c-programming-guide/#host-functions-callbacks

```
void CUDART_CB MyCallback(void *data){
    printf("Inside callback %d\n", (size_t)data);
}
...
for (size_t i = 0; i < 2; ++i) {
    cudaMemcpyAsync(devPtrIn[i], hostPtr[i], size, cudaMemcpyHostToDevice, stream[i]);
    MyKernel<<<100, 512, 0, stream[i]>>>(devPtrOut[i], devPtrIn[i], size);
    cudaMemcpyAsync(hostPtr[i], devPtrOut[i], size, cudaMemcpyDeviceToHost, stream[i]);
    cudaLaunchHostFunc(stream[i], MyCallback, (void*)i);
}
```

- Callback occurs after all previously queue operations completed
- Restrictions
  - No CUDA function can be in call back: directly or indirectly

#### Streams and Concurrency

- Be aware of the issue order
- Default stream (0) serializes everything (note it seems like this behavior is now configurable) https://docs.nvidia.com/cuda/cuda-runtime-api/stream-sync-behavior.html#stream-sync-behavior
- Use profilers to explore gaps and if the overlap is working

#### Management operations on streams: https://docs.nvidia.com/cuda/cuda-runtime-api/group\_CUDART\_STREAM.html#group\_CUDART\_

- cudaStreamDestroy https://docs.nvidia.com/cuda/cuda-runtime-api/group\_\_CUDART\_\_STREAM.html#group\_\_CUDART\_\_STREAM\_1gfda584f1788ca983cb21c5f4d2033a62
- CUdaStreamSynchronize https://docs.nvidia.com/cuda/cuda-runtime-api/group\_CUDART\_STREAM.html#group\_CUDART\_STREAM\_1g82b5784f674c17c6df64affe618bf45e
- cudaStreamWaitEvent https://docs.nvidia.com/cuda/cuda-runtime-api/group\_CUDART\_STREAM.html#group\_CUDART\_STREAM\_1g7840e3984799941a61
- cudaStreamQuery https://docs.nvidia.com/cuda/cuda-runtime-api/group\_CUDART\_STREAM.html#group\_CUDART\_STREAM\_1g2021adeb17905c7ec2a3c1bf125c5435
  - async check if compeleted
- priorities
  - cudaDeviceGetStreamPriorityRange https://docs.nvidia.com/cuda/cuda-runtime-api/group\_cudart\_device.html#group\_cudart\_device\_1gfdb79818f7c0ee7bc585648c91770275
  - cudaStreamCreateWithPriority