

#### admin

- Week 4
- Lab 3 is due on Wed.
- In this week's lectures, we will learn instruction encoding and function.
- HW2 is due on Friday.
- **Note**: In case you can not join the in-person class, we will use (<a href="https://classrooms.uconn.edu/classroom/bous-a106/">https://classrooms.uconn.edu/classroom/bous-a106/</a>) (BOUS A106 Romote access) provided by UConn office of the registrar to live stream the lectures.
- Without a valid university accepted reason and evidence, we will NOT be able to provide any further extension.
  - If you are unsure what valid university accepted reason and evidence is, please contact the **Deans of Students Office (DSO)** with your hardship in advance. DSO will send us an email for the record.
- When emailing TAs/Instructor, please add "3666" in the subject line such that we could better track your emails. We have 86 students enrolled; thus the response is inevitably slow. If you do not receive a reply in 48 hours, please email us again.

#### **Outline**

- RISC-V Instruction encoding
  - Instruction format Several
  - Encoding of instructions like ADD, ADDI, and Load/store
  - Decoding

**Design Principle 4**: Good design demands good compromises

Keep formats as similar as possible

Reading: Section 2.5 and the beginning of Section 2.10.

References: Reference card in the book.

#### Representing instructions with bits

• We use bits to represent numbers, characters, etc.

We also use bits to represent instructions

- How many bits should we use to encode instructions?
- Are we using the same number of bits to encode all instructions?
  - Do all instructions have the same length?

#### **RISC-V** instruction words

- RISC-V base ISA are encoded as 32-bit instruction words
  - Encoded instructions are also called machine (language) code
- Both instructions and data are stored in memory ? >

Program Counter (PC) points to the current instruction

Incremented by 4 in normal flow for sequential execution

Vo we have	l Byte	(Netruction)	5
always	32-614	-> 4 Bytes	/ 

	Memory Address	Instructions
	x + 12	Instr 13
الہ	x + 8	Instr 12
yw	x + 4	Instr 11
<b>\</b>	х	Instr 10
	x - 4	


∟ те	xt Segment 🖇	***************************************			
Bkpt	Address	Code 🛛	Basic		
	0x00400000	0x0fc10513	auipc x10,0x0000fc10	16:	la a0, msg
	0x00400004	0x00050513	addi x10,x10,0x00000000		
	0x00400008	0x00400893	addi x17,x0,0x00000004	17:	li a7, 4
	0x0040000c	0x00000073	ecall	18:	ecall
	0x00400010	0x00631293	slli x5,x6,0x00000006	19:	slli t0,t1,6
	0x00400014	0x00538333	add x6,x7,x5	20:	loop: add t1, t2, t0
	0x00400018	0x008000ef	jal x1,0x00000004	21:	jal ra, foo
	0x0040001c	0xfe031ce3	bne x6,x0,0xfffffffc	22:	bne t1, zero, loop
	0x00400020	0x00008067	jalr x0,x1,0x00000000	23:	foo: jr ra
	0x00400024	0x00a00893	addi x17,x0,0x0000000a	25: exit	: li a7, 10
	0x00400028	0x00000073	ecall	26:	ecall

C extension allows compressed instructions of 16 bits, but it is not a stand-alone ISA. Machine language uses binary representation of instructions.

Instructions in machine language are called machine code.

#### **Discussion**

What information do you want to keep in the instruction word?



instruction 32 bits

#### **Instruction format**

- The layout of bits in instruction words is instruction format
  - How do we use 32-bit bits to specify operation code (opcode), registers, immediate, offset, etc? How many bits for each?
- RISC-V has six instruction formats (while MIPS has 3)
  - R, J, S, SB, U, and UJ
- Instructions we have learned so far
- 7 Using registers only add, all
- 7 Having an immediate as the second operand odd?
- 7 Load and store ∠w, ∠w
- 7 LUI
- The state of th

Binary compatibility allows compiled programs to work on different computers






	31	27	26	25	24	20	19	15	14	12	11	7	6	0		
R		funct7			rs	2	r	rs1		rs1 fund		ct3	ro	1	Opco	ode
I		imı	n[11:	0]			r	s1	fun	ct3	ro	1	Opco	ode		
$\mathbf{S}$	i	mm[11:5	5]		rs	2	r	s1	fun	ct3	imm[	[4:0]	opco	ode		
SB	im	ım[12 10	:5]		rs	2	r	s1	fun	ct3	imm[4	:1 11]	opco	ode		
$\mathbf{U}$				in	nm[31	:12]					ro	1	opco	ode		
$\mathbf{U}\mathbf{J}$			in	nm[20	0 10:1	11 19:	12]				rd opcode		ode			
	The (greather the t	een) ca			ard ("Green Ca	tti I S. ttu I S. ttu I S. x, staw R Si 1, arliw I Si 1, arliw I Si 5, nulsw R Si 5, arliw I Si 5, nulsw R Si 6, right I Si 6, nulsw R Si 7, right I Si 7, right I Si 8, right I Si 8, right I Si 9, right I Si 1, r	hift Right Arith Imm ( hift Right Arith Imm ( hift Right (Word)) hift Right or widner ( UBtract (Word) OR Immediate rision only operates o saumes unstigened integ inflicant bit of the bra d instructions extend e sign bit to fill in the right of the rig	ned R[rd] - R[rs] 1  d R[rd] - R[rs] 1  Word) R[rd] - R[rs] 1  Word) R[rd] - R[rs] 2  R[rd] - R[rs] 2  R[rd] - R[rs] 3  Word) R[rd] - R[rs] 3  H[rd] - R[rs] 3  H[rd] - R[rs] 3  H[rd] - R[rs] 4  H[rd] - R[rs] 6  H[rd] - R[rs] 7  H[rd] - R[rs] 9  H[rd] - R[rs] 9	immy 1: 0 immy 1 im	2) amomin 1,5) amominu 1,5) amoorv, 1) amomorv 1) amomorv 1) amoworv 1) arcv, ir sc.w, sc.  CORE II 31 R I I SB I U U	NSTRUCTION FORMA 27 26 25 24 funct? imm[11:0] imm[11:5]	March   Marc	- M(R(s)) M(R(s)) - R(s) - R(s	2,9) 1 9) 1 2,9) 1 9)		
					Z : °	2018 by Elsevier, I	nc. All rights reserv	ed. From Patterson an	nd Hennessy, Compute	r Organization and L	Design: The Hardware/Soft	tware Interface: RISC-	V Edition			

imm is the 32-bit immediate processor uses for computation. It is not the immediate written in instruction.

8

## **RISC-V R-type Instructions**





- Fields in R-type
  - (opcode:) 7-bit operation code
  - rd: destination register number
  - rs1: first source register number
  - second source register number - rs2:
  - funct3 additional function code
  - funct7: even more function code

# **R-format Example: ADD**

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
rd r	51 152	-			
add x1, x2	2, x3				
					0[[00]]
PANADA	10001	00010	00V	00001	
0000	X3	XZ		XI	
	3				

#### **Opcode and funct codes**

From the green card, which also has hexadecimal representation

( '		1 \		\ /
	type	opcode	funct3	funct7
add	R	0110011	(000)	0000000
sub	R	0110011	000 /	0,0000
sll	R	0110011	001	0000000
slt	R	0110011	010	000000
sltu	R	0110011	011	000000
xor	R	0110011	100	0000000
srl	R	0110011	101	000000
sra	R	0110011	101	0100000
or	R	0110011	110	000000
and	R	0110011	111	0000000
	\			
	)			

The right most two bits in opcode are always 11 for 32-bit instructions

## R-type Example: ADD

	funct7	rs2	rs1	funct3	rd	opcode
,	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
	ede x1, x2 Sub	, x3				
	0	3	2	0	1	0x33
	0000 0000	00011/	00010	000 /	00001	011 0011
•				$\mathcal{O}$	$\overline{}$	$\sim$

0x 003100B3

What if we change ADD to SUB? How many bits are changed?

## **Question (from textbook)**

- What RISC-V instruction does this represent? Choose from one of the four options below?
  - The numbers are in decimal

funct7	rs2	rs1	funct3	rd	opcode
32	9	10	0	11	51

A. sub x9, x10, x11


B. add x11, x9, x10

C. sub x11, x10, x9

D. sub x11, x9, x10

	Funct7
ADD	0b 000 0000
SUB	0b 010 0000

## **RISC-V R-type Instructions**



• We can use the format to encode any instructions like

How about instructions like addi, slli?

## **RISC-V I-type Instructions**

	imm[11:0]	rs1	funct3	rd	opcode	$\left] \setminus \right.$
•	12 bits	5 bits	3 bits	5 bits	7 bits	_


- Fields in I-type
  - opcode: operation code
  - rd: destination register number
  - rs1: first source register number
  - funct3: additional function code
  - imm: lower 12 bits of the immediate, in the place of funct7 and rs2
- Since only 12 bits are kept in machine code, the immediate must be in  $[-2^{11}, +2^{11}-1]$  or [-2048, 2047]

## Example of I-type opcode and funct3 code

		OUT	
	type	opcode	funct3
addi	I	0010011	000
slli	I	0010011 (	001
slti	I	0010011 7	010 /
sltiu	I	0010011	011 \
xori	I	0010011	100 /
srli	I	0010011	101
srai	I	0010011	101
ori	I	0010011	110
andi	I	0010011	111/
			_ /

In slli, srli, and srai, only lower 5 bits of the immediate are used for shift amount. 5 bits are enough for 32-bit registers!


# **I-type Example: ADDI**



#### **I-type Example: ADDI**



addi x1, x2, 32)



When executing the instruction, processor builds a 32-bit immediate imm

imm[11:0] imm[31:12] sign imm

0000 0000 0000 0000 0000 0000 0010 0000

# I-type Example: SRLI vs SRAI

imm[11	:0]	rs1	funct3	rd	opcode
12 bits	·	5 bits	3 bits	5 bits	7 bits
srli x1, >	(2, 16				
0000 000	1 0000	00010	101	00001	0010011
2nd MSb srai x1,	<b>(2, 16</b>			e opcode a 30 is differe	
0100 000	1 0000	00010	101	00001	0010011
1		010011	101 101	0000000	← funct7

## What format would you use for load instructions?

Load instructions

lw rd, offset(rs1)

A. R-format

B. I-format

R:	/ funct7	rs2	rs1	funct3	rd	opcode
_I: /	imm [11:0]		rs1	funct3	rd	opcode

# **Loads are I-type**

	imm[11:0] $\setminus$	rs1	funct3	rd//	opcode )
	12 bits	5 bits	3 bits	5 bits	7 bits
		`			
lw	x1, 32(x2)		all.		
<i>⊆</i> W	( x2,4(X1)?	$\longrightarrow$	m ??	)	
	0000 0010 0000	00010	010	00001	000 0011
		Darde	$+\omega$	nt 2	-
lb	I	0000011	000	0	
lh	I	0000011	003	1	Do you see the
lw	I	0000011	010	0	pattern in funct3?
ld	I	0000011	013		
lbu	-	0000011	100		How about store?
lhu	*	0000011/	103	1	
lwu	I	0000011	110	0	
					21

#### How about store instructions?

• Store instructions have rs2, but not rd

sw rs2,offset(rs1)

R:	funct7	nct7 rs2		funct3	rd	opcode	
I:	imm [11:0]		rs1	funct3	rd	opcode	

# RISC-V S-type Instructions

imm[11:5]	5] rs2 rs1		funct3	imm[4:0]	opcode	
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

#### • Fields in S-type

opcode: operation code

- rs1: first source register number

- rs2: second source register number

- imm[11:5] and imm[4:0]:

The lower 12 bits of the offset/immediate are stored into two fields.


The higher 7 bits, bits 11 to 5, are in funct7

The lower 5 bits, bits 4 to 0, are in rd

#### **Stores are S-type**

ir	mm[11:5]	rs2 rs1		funct3	imm[4:0]	opcode	
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

SW  $\times 1$ ,  $32(\times 2)$  The lower 12 bits of the immediate are saved in two fields



## Summary of R-, I-, and S-type instructions

Instruction	Format	funct7	rs2	rs1	funct3	rd	opcode
add (add)	R	0000000	reg	reg	000	reg	0110011
sub (sub)	R	0100000	reg	reg	000	reg	0110011
Instruction	Format	immediate		rs1	funct3	rd	opcode
addi (add immediate)	ı	const	ant	reg	000	reg	0010011
lw (load word)	1	addre	ss	reg	010	reg	0000011
Instruction	Format	immed -iate	rs2	rs1	funct3	immed -iate	opcode
sw (store word)	S	address	reg	reg	010	address	0100011

Fields, other than immediate fields, are located at the same location, for all types Placement of bits in the immediate is more complicated

# **Examples of R-, I-, and S-type instructions**

R-type Instructions	funct7	rs2	rs1	funct3	rd	opcode	Example	
add (add)	0000000	00011	00010	000	00001	0110011	add x1, x2, x3	
sub (sub)	0100000	0100000 00011		0011 00010 000 000		0110011	sub x1, x2, x3	
I-type Instructions	immediate		rs1	funct3	rd	opcode	Example	
addi (add immediate)	001111	101000	00010	000	00001	0010011	addi x1, x2, 1000	
lw (load word)	001111	101000	00010	010	00001	0000011	lwx1, 1000 (x2)	
S-type Instructions	immed -iate	rs2	rs1	funct3	immed -iate	opcode	Example	
sw (store word)	0011111 00001		00010	010	01000	0100011	swx1, 1000(x2)	

#### **RISC-V Core Instruction Format**

- Now we know four types: R, I, S, and U
- We will discuss SB, and UJ later

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7 rs2		rs1 funct3		rd		Opcode							
I		im	m[11:	0]			rs	rs1 funct3		funct3 rd Opc		rd		ode
$\mathbf{S}$		imm[11::	5]		rs	2	rs	rs1 funct3		funct3 imm[4:0]		opco	de	
SB		imm[12 10	):5]		rs2		rs	rs1 funct3		ct3	imm[4:1 11]		opco	de
$\mathbf{U}$	imm[31:12]								rd op		opco	de		
$\mathbf{UJ}$	imm[20 10:1 11 19:12]							rc	1	opco	de			

#### **Exercise**

- Pick an instruction and encode it
- Study the machine code generated by RARS

## **Example**

Hex: 00030503

Bin: 0000 0000 0000 0011 0000 0101 0000 0011

Fields: 0000 0000 0000 0011 0000 0101 0000 0011

lb	I	0000011	000
lh	I	0000011	001
lw	I	0000011	010
ld	I	0000011	011
lbu	I	0000011	100
lhu	I	0000011	101
lwu	I	0000011	110

## **Questions**

• RISC-V has three fields for specifying operations: opcode, funct3, and funct7. Why don't they combine them and have a single opcode field of 17 bits?

• If someone decides to increase the number of registers to 64, how does it affect the encoding of instructions?