

# A Short Introduction to Digital Logic Design



UConn

Caiwen Ding

Department of Computer Science and Engineering  
University of Connecticut

Based on materials from Computer Organization: the Hardware/Software Interface by  
D. Patterson and J. Hennessy


# Outline

- Gates and truth table (Appendix A.2)
- Build a combinational circuit with gates (Appendix A.3)
  - Common combinational circuit modules
  - Decoder and multiplexor
- Basic arithmetic logic unit ALU (Appendix A.5)

Operator	Digital logic design	Python (bitwise)	Python (logical)
<u>AND</u>	$X \cdot Y$	$X \& Y$	and
<u>OR</u>	$X + Y$	$X   Y$	or
<u>NOT</u>	$\bar{X}$	$\sim X$	not
<u>XOR</u>	$X \oplus Y$	$X ^ Y$	

# Bit and signal

- Bit (binary digit) is the smallest unit of information
  - A bit can be 0 or 1. Only two choices *binary*




- A signal in digital circuit can be 0 or 1
  - Represented by the states of circuit elements (e.g., voltage)

- A signal is **asserted**: signal is true or 1
- A signal is **deasserted**: signal is false or 0
- We may put several bits together and treat them as one signal
  - For example, a **bus** is a collection of data lines




# Gates

- Gates are small circuit that can compute on bits



You can build any digital circuit with these three kinds of gates!



# Combinational versus sequential

---

Two types of circuit:

- **Combinational circuit**: the outputs depend on the current input values
- **Sequential circuit**: the outputs also depend on the  history of inputs
  - Two identical sequential circuits may produce different outputs even if their current inputs are the same

# Truth table: NOT, AND, OR

- The output of combinational circuit depends only on the current input
  - We can use truth tables to define this kind of functions
  - Pay attention to the new notation for NOT, AND, and OR operations

In chat and HuskyCT, we can use & for AND, | for OR, and ~ for NOT

NOT:  $\bar{X}$

X	NOT X
0	1
1	0

AND:  $X \cdot Y$

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1

OR:  $X + Y$

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

# Logic expression and equations

- Logic function can also be defined with logic equations

Variable = logic expression

Logic expression is also called Boolean expression.

Literal: a variable or its complement, for example,  $X$ ,  $\bar{X}$ ,  $Sel$

Expression: literals combined by AND, OR, parentheses, and NOT


AND of three literals:



OR of two literals:



With NOT and parentheses



Logic Equation:

$$E = (A + \overline{B \cdot C}) \cdot D$$


# Boolean algebra

Logic expressions can be transformed with Boolean algebra


Identity laws	$A + 0 = A$	$A \cdot 1 = A$
Zero and One laws	$A + 1 = 1$	$A \cdot 0 = 0$
Inverse laws	$A + \bar{A} = 1$	$A \cdot \bar{A} = 0$
Commutative laws	$A + B = B + A$	$A \cdot B = B \cdot A$
Associative laws	$A + (B + C) = (A + B) + C$	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive laws	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$
DeMorgan's laws	$\overline{A + B} = \bar{A} \cdot \bar{B}$	$\overline{A \cdot B} = \bar{A} + \bar{B}$

# Product term and sum term

Product term : A single literal or a product (AND) of two or more literals

$$A, \quad \bar{B}, \quad A \cdot B, \quad A \cdot B \cdot C, \quad D \cdot E \cdot \bar{F}$$


Sum term : A single literal or a logical sum (OR) of two or more literals

$$A, \quad \bar{B}, \quad A + B, \quad X + Y + \bar{Z}$$


# Sum of product

**Sum-of-product** : A logical sum of product terms

$$(A \cdot B \cdot C) + (C \cdot D) + E$$

All logic expressions can be represented as a **sum of product**

If we have a logic expression, we can transform it into a sum of product

*product of sum*

$$(A + B) \cdot (C + D) = A \cdot C + A \cdot D + B \cdot C + B \cdot D \quad \checkmark$$

*sum of product?* ✗

$$\overline{X + Y} = \overline{X} \cdot \overline{Y}$$

# Assignments and minterms

- 0 or 1 can be assigned to a variable

Only one assignment makes a product term evaluated to 1

For each product term, find the assignment that makes it equal to 1

$$A \cdot B \stackrel{?}{=} 1$$

0 0

0 1

1 0

1 1

$$A \cdot \bar{B} \cdot \bar{C}$$

1 0 0

$$D \cdot E \cdot \bar{F} \cdot \bar{G} \stackrel{?}{=} 1$$

1 1 0 0

- A minterm is a product where all input signal appears (once)

# Question

---

What is the assignment that makes the following product term to be 1?

Write three bits, starting from A.

$$A \cdot B \cdot \overline{C}$$

1 1 0


# Write logic equation from truth table

We can write a logic equation from a truth table

Write a product term for each row where the function outputs 1

Write a sum of products by ORing all the product terms

Example: Write the logic equation for function G.



	X	Y	G
1	0	0	0
2	0	1	1
3	1	0	1
4	1	1	0

$\bar{X} \cdot Y$   
 $X \cdot \bar{Y}$

$$G = X \oplus Y = X \cdot \bar{Y} + \bar{X} \cdot Y$$

# Example

- Write the logic equation for function F.

	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

Red arrows point to the first four rows (0, 1, 2, 3) and the last row (7). A red arrow also points to the bottom of the table.

Red handwritten logic expressions are shown to the right of the table:

- $\overline{X} \overline{Y} Z$
- $+\overline{X} Y \overline{Z}$
- $+\overline{X} \overline{Y} \overline{Z}$
- $+\overline{X} Y Z$

We can number the rows with the binary number formed by bits X, Y, and Z

# Answer


- Write the logic equation for function F.

$$F = \overline{X} \cdot \overline{Y} \cdot Z + \overline{X} \cdot Y \cdot \overline{Z} + X \cdot \overline{Y} \cdot \overline{Z} + X \cdot Y \cdot Z$$

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


# Implementation of Logic Circuit

- A sum of product can be implemented with two-level circuit.




# Two-level circuit

- All the combinational circuit can be implemented as two-level AND and OR gates
  - Direct implementation of sum of product



# Example of two-level circuit

- Can you write the logic expressions for D, E, and F?



# X in Truth Table

- Output: Don't care.
  - The signal can be 0 or 1. It does not affect the correctness of the circuit
  - Designer can decide which is better for the implementation
- Input: For all values of the input signal

A	B	C	F	G
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	( X 0 )
1	0	1	0	0 X 0
1	1	X 0	1	0 X 0

Z can be either 0 or 1.

G can be either 0 or 1

## Example

---

- The G signal on the previous slide

If a designer decides to replace X (in the G column) with 0,

$$G = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot C$$

If a designer decides to generate the same output when A is 0 and 1,

$$G = \overline{B} \cdot \overline{C} + B \cdot C$$

Both implementations meet the spec, although they are different.

# Decoder

- $n$ -bit input,  $2^n$ -bit output

- One and only one output specified by input is asserted (i.e., 1)

8

00001



Regs Selection



Example: A 3 to 8 decoder.

Write a logic equation for Out6.

$D_2 \cdot D_1 \cdot D_0$



a. A 3-bit decoder

Inputs			Outputs							
12	11	10	Out7	Out6	Out5	Out4	Out3	Out2	Out1	Out0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	1	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

b. The truth table for a 3-bit decoder

# Example

- Design a 1-2 decoder
  - S activates one of the output signals: Out1 or Out0
- Write the logic equation for Out1 and Out0

S      Out1      Out0

S	Out1	Out0
0	0	1
1	1	0

# Multiplexor (MUX)


(add(c))

- Select one out of multiple data sources

Example: 2-1 multiplexor

Use 1 bit to select one out of two input. (if-then-else)


```
if (s == 0)  
    C = A  
else  
    C = B
```



How can we implement the MUX with gates?

# Example: implementation of 2-1 MUX

Logic expression:  $C = \bar{S} \cdot A + S \cdot B$



Idea:

Use AND gates as switch

A 1 to 2 decoder decides which switch is on

OR gate combines the output of AND gates

MyHDL implementation:



[cse3666/mux-gates.py at master · zhijieshi/cse3666 \(github.com\)](https://github.com/zhijieshi/cse3666)

# 32-bit 2-1 Multiplexor

RISC-V

32-bit { data  
addr  
Inst }

- Just make 32 copies and get an array of 32 1-bit MUX
- All use the same select signal




# Example: 4-1 multiplexor

Use 2-bit Sel to select one out of four. (if-then-else)

# MyHDL

```
if sel == 0:  
    z.next = a  
elif sel == 1:  
    z.next = b  
elif sel == 2:  
    z.next = c  
else:  
    z.next = d
```



How can we implement it with basic gates?

## Example: 4-1 multiplexor

---

Let us use E0, E1, E2 and E3 to indicate which branch is enabled.  
For example, they can be the output of a decoder.


$$Z = E0 \cdot A + E1 \cdot B + E2 \cdot C + E3 \cdot D$$

Assume S1 and S0 are bits 1 and 0 in Sel.

$$Z = \overline{S1} \cdot \overline{S0} \cdot A + \overline{S1} \cdot S0 \cdot B + S1 \cdot \overline{S0} \cdot C + S1 \cdot S0 \cdot D$$

```
# MyHDL
E0, E1, E2, E3 = ~S1 & ~S0, ~S1 & S0, S1 & ~S0, S1 & S0
z.next = ((E0 & A) | (E1 & B) | (E2 & C) | (E3 & D)) & 1
```

# 1-bit full adder



Inputs			Outputs		Comments
$a$	$b$	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{\text{two}}$
0	0	1	0	1	$0 + 0 + 1 = 01_{\text{two}}$
0	1	0	0	1	$0 + 1 + 0 = 01_{\text{two}}$
0	1	1	1	0	$0 + 1 + 1 = 10_{\text{two}}$
1	0	0	0	1	$1 + 0 + 0 = 01_{\text{two}}$
1	0	1	1	0	$1 + 0 + 1 = 10_{\text{two}}$
1	1	0	1	0	$1 + 1 + 0 = 10_{\text{two}}$
1	1	1	1	1	$1 + 1 + 1 = 11_{\text{two}}$

$$\text{CarryOut} = \bar{a} \bar{b} \text{Cin} + a \bar{b} \text{Cin} + a \bar{b} \bar{\text{Cin}} + ab \text{Cin}$$


$$\text{Sum} = \bar{a}\bar{b}C_{in} + \bar{a}b\bar{C}_{in} + a\bar{b}C_{in} + abC_{in}$$

## Generating CarryOut

~~$xor(\bar{a}b + a\bar{b})$~~

$$\text{CarryOut} = a \cdot b + a \cdot \text{CarryIn} + b \cdot \text{CarryIn}$$

$$\begin{aligned}
 & AB + C_{in} (A \bar{B} + \bar{A} B) \\
 & AB + A \bar{B} C_{in} + \bar{A} B C_{in} \\
 & AB (C_{in} + 1) + A \bar{B} C_{in} + \bar{A} B C_{in} \\
 & AB C_{in} + AB + A \bar{B} C_{in} + \bar{A} B C_{in} \\
 & AB + A C_{in} (B + \bar{B}) + \bar{A} B C_{in} \\
 & AB + A C_{in} + \bar{A} B C_{in} \\
 & AB (C_{in} + 1) + A C_{in} + \bar{A} B C_{in} \\
 & ABC_{in} + AB + A C_{in} + \bar{A} B C_{in} \\
 & AB + A C_{in} + BC_{in} (A + \bar{A}) \\
 & AB + A C_{in} + BC_{in}
 \end{aligned}$$





An earlier example shows the equation for sum.

# Arithmetic and Logic Unit (ALU)

R-type


- ALU is the circuit that performs arithmetic and logic operations
- We now have an adder
- We can build a logic unit that supports AND and OR



How do we put them together?

## 1-bit ALU


- Here is a 1-bit ALU that can perform AND, OR, and addition
    - All three results are generated, and only of them is selected



## How do we build a 32-bit ALU?


# Integer Addition Example

Example:  $7 + 6$



# 32-bit ALU

- All 1-bit ALUs performs the same operation, specified by the same Operation signal
- AND and OR are supported naturally
- Carry is chained for addition
  - ALU0 is the LSB



# How do we do subtraction?

---

# Integer Subtraction Example

To perform subtraction, we add the negation of the second operand

$$A - B = A + (-B)$$

Example:  $7 - 6 = 7 + (-6)$

7: 0000 0111

6: 0000 0110


# bits for 6 and 7 are provided

0000 0111	
1111 1001	# flip bits in 6
+ 1 1111 1111	# add one by setting C0 to 1
-----	# green bits are not input
0000 0001	

# Subtraction

To negate a two's complement number, flip all the bits and add 1.

$$\underline{a - b} = a + (-b) = \cancel{a} + \cancel{b} + 1$$



ALU0:  
CarryIn is set to 1

add  
sub  
and  
or  
not

# Support for BEQ and BNE

---

- How do we check if two 32-bit values are the same?


BEQ, BNE

$A == B$

Bnigate

Operation

## Final ALU with zero detector



Check if all bits in result are 0

NOR

OR

Zero

output 1

When all inputs  
are 0

A = 0x 12345678

B = 0x 12345678


= ?

What can this ALU do?

## ALU we will use

- Support the following operations:
    - AND, OR, add, sub, set less than
  - ALU operation has 4 bits, specifying the operation ALU performs
    - See any patterns in ALU operation code?

ALU operation	Function
0000	AND
0001	OR
0010	ADD
0110	SUB



# Common Design Goals


---

- It works
- It is fast
- It is small *area*
- It is energy efficient
- ... and more

# Delay and Critical Path

X Not EXAM

- Signal takes time to propagate from input to output
  - Cannot go faster than light
  - Many other factors affect the delay




- Critical path:

- The path from input to output that has the longest delay

Can you identify the critical path of the 1-bit ALU?


Credit: learnabout-electronics.org

# 1-bit ALU



# Question

- How can we modify ALU to support XOR?



A handwritten binary addition diagram for the XOR operation. The diagram shows two binary numbers, A and B, being added to produce a sum, Y. The numbers A and B are written in red, and the sum Y is written in green. The binary digits are arranged vertically, with the least significant bit at the bottom. The addition is performed using a vertical column of addition nodes. The first column from the left shows the addition of the least significant bits: 0 + 0 = 0. The second column shows 0 + 1 = 1. The third column shows 0 + 0 = 0. The fourth column shows 1 + 1 = 0, with a carry of 1. The fifth column shows 1 + 0 = 1. The final result is 1010, with the green 'SUM' label above it.

$$\begin{array}{r} A \\ 0 \\ 0 \\ 1 \\ 0 \\ \hline \end{array} \quad \begin{array}{r} B \\ 0 \\ 1 \\ 0 \\ 1 \\ \hline \end{array} \quad \begin{array}{r} \text{SUM} \\ 1 \\ 0 \\ 1 \\ 0 \\ \hline \end{array}$$

# Question

---

There are 10 digital locks, each controlled by an UNLOCK signal.

Only one of them can be unlocked at any time.

Which of the following modules is preferred to generate the UNLOCK signals?

- A. Decoder
- B. Multiplexor
- C. ALU

# Question

---


Any digital logic can be built with AND, OR, and NOT gates.

- A. True
- B. False

# Many ways to describe a logic function

Truth table, logic expressions, circuit diagram, and actual circuit

A bubble denotes NOT



Two diagrams for

$$\overline{\overline{A} + B}$$

which can be transformed into

$$\overline{\overline{A} + B} = \overline{\overline{A}} \cdot \overline{B} = A \cdot \overline{B}$$

# Question

---

- Transform the following logic expression to a sum of product.

NO Exam

$$A \cdot \overline{(B \cdot C)} \cdot \overline{(C + D)}$$



# DeMorgan's laws

---

- DeMorgan's laws on longer expressions
  - Invert all the terms
  - Change AND to OR (or OR to AND)

$$\overline{A + B + C + \bar{D}} = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D$$

$$\overline{A \cdot B \cdot \bar{C} \cdot \bar{D}} = \bar{A} + \bar{B} + C + D$$

Exercise: Convert the following logic expression to a form that does not have a NOT operator.

$$\overline{\bar{W} \cdot \bar{X} \cdot \bar{Y}}$$