### **RSIC-V: Immediate and Control Flow**



Caiwen Ding
Department of Computer Science and Engineering
University of Connecticut

CSE3666: Introduction to Computer Architecture

### **Outline**

- Immediate operands
- Control flows
  - If-Else
  - Loops: while, for, ...

Reading: Sections 2.3 and 2.7. Skip memory operand in 2.3


References: Reference card in textbook

## Question

We have learned registers in RISC-V and add/sub instructions

• How do we count?

$$t0 = t0 + 1$$



### **Immediate Operands**

Constant data can be specified in some instructions

- No subtract immediate instruction
  - Just use a negative constant

- The immediate must be in the range [-2048, 2047]
- **Design Principle 3**: Make the common case fast
  - Small constants are common

#### The Constant Zero

- Register 0 (zero) is the constant 0
  - Cannot be overwritten
  - If you need 0, it is already in x0. No need to use another register
- Useful for common operations
  - Move value between registers
     add t2, s1, zero
  - Load an immediate into a register addi t2, x0, 100
    addi t2, x0, -20

## Question

- How do we calculate the absolute value of an integer?
- How do we calculate the sum of integers from 0 to 99? for loop?

The execution of instructions is normally sequential. How does a processor support selection and repetition?

### **Branches**

- Conditional branches
  - If a condition is true, go to the instruction indicated by the label
  - Otherwise, continue sequentially

```
beq rs1, rs2, L1 # if (rs1 == rs2) goto L1

bne rs1, rs2, L2 # if (rs1 != rs2) goto L2

bit rs1, rs2, L3 # if (rs1 < rs2) goto L3

bge rs1, rs2, L4 # if (rs1 >= rs2) goto L4

# example of a label

L1: ADD x1, x2, x3
```

Branches compare two registers! Not with an immdiate

### If Statements

```
if (i == j)
{
    f = g + h;
}
```

Variable	Register
f	s 9
g $\rightarrow$	s1
h_>	s2
i	s3
j	s4

#### Pseudocode

#### If Statements

#### Pseudocode

if 
$$(i) != (j)$$
 goto Skip  $f = g + h$ 

Skip:

Variable	Register
F	s0
g	<b>§1</b>
h	\$2
i	(53)
j	<b>S4</b>

## RISC-V code

bne s3, s4, Skip

add 50, s1, s2 (53=54)

# more instructions if necessary

### Skip:

### **If-else Statements**

Variable	Register
f	s0
g	s1
h	s2
i	s3
j	s4

### **If-else Statements - 2**

Variable	Register
f	s0
g	s1
h	s2
i	s3
j	s4

#### Pseudocode

goto EndIf ← Do not forget to skip the else branch

### Else:

$$f = g - h$$

#### EndIf:

### **If-else Statements - 3**

#### Pseudocode

#### Else:

$$f = g - h$$

#### EndIf:

#### RISC-V code

	bne	s3,	s4 <b>,</b>	Else (53/=54) s2=(53==44)
	add			
	beq	x0,	x0,	<pre>EndIf # don't forget</pre>
<pre>Else:</pre>	sub	s0,	s1,	s2
EndIF	•			

## While Loop

```
while (cond) {
             Statements
# Method 1
                                  # Method 2
Loop:
                                         goto Test
      if (! cond) goto Exit
                                  Loop:
      Statements
                                         Statements
                                  Test:
      goto Loop
Exit:
                                         if (cond) goto Loop
```

## Question

Implement the following loop with RISC-V instructions.

```
sum = 0;
i = 0;
while (i < 100) {
    sum += i;
    i += 1;
}</pre>
```

Variable	Register
i	s0
sum	s1
end	s2

### While – Method 1

#### # Pseudocode

$$sum = 0$$

#### loop:


$$sum += i$$

goto loop

#### exit:

Variable	Register
i	s0
sum	s1
end	s2

#### # Method 1 RISC-V code



exit:

4400+3+1 404

How many instructions are executed?

### While – Method 2



#### # Pseudocode

$$i = 0$$

$$sum = 0$$

goto test

loop: 
$$sum += i$$

test: if (i < 100) goto loop

Variable	Register
i	s0
sum	s1
end	s2

#### # Method 2 RISC-V code

blt

test:

4+10073+1=305

s0, s2, loop


How many instructions are executed?

## For Loop

```
sum = 0;
for (i = 0; i < 100; i += 1) {
        sum += i;
Convert a for loop to a while loop:
sum = 0;
i = 0;
while (i < 100) {
        sum += i;
                                          Do not forget to increment
                                          the loop control variable.
        i += 1;
```

## **Design question**

• Can beq, bne, blt, bge compare values in all the ways software developers need? Do we need to add more instructions for \( \sigma \)" and \( \sigma \) = "?



469t) 50 SI, 24 : blt SI, SP, H

How do we do the following in RISC-V program?

#### **Pseudoinstructions**

- Pseudoinstructions are fake instructions
  - Do not add instructions for the operations that can be done
- Purpose: Make it easier for programmers to write assembly code
  - Assembler converts pseudoinstructions to real instructions

		= Vestinulian Register
Pseudo	instruction	Real Instructions
nop 10	operation	addi x0, x0, 0
	U	addi rd, rs, 0
mv move rd,	rs	sub rd, x0, rs
li rd,	immd	addi rd, x0, immd Or more than one instruction *
load Immd		Or more than one instruction *

<sup>\*</sup> Depending on immd. If immd is small, use only one instruction.

## Policy on pseudoinstructions

- We can use the pseudoinstructions listed on the (green) card
- We also need to recognize pseudoinstructions and be able to convert them to real instructions

#### **PSEUDO INSTRUCTIONS**

MNEMONIC beqz	NAME Branch = zero	DESCRIPTION  if(R[rs1]==0) PC=PC+{imm,1b'0}
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}
fabs s, fabs d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]
fneg.s, fneg.d	FP negate	F[rd] = -F[rs1]
j	Jump	$PC = \{imm, 1b'0\}$
jr	Jump register	PC = R[rs1]
la	Load address	R[rd] = address
li	Load imm	R[rd] = imm
mv	Move	R[rd] = R[rs1]
neg	Negate	R[rd] = -R[rs1]
nop	No operation	R[0] = R[0]
not	Not	$R[rd] = \sim R[rs1]$
ret	Return	PC = R[1]
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0
snez	Set ≠ zero	R[rd] = (R[rs1]! = 0) ? 1 : 0

#### What instructions do I have to learn?

- We won't discuss every instruction in detail am V XXXXX
- You should study the RV32I) instructions listed on the green card, except for the following:
  - FENCE, FENCE.I, and instructions starting with C\$
- We will cover some instructions in Mand F/D extensions later

RAE	7	ISC-V	(1) Reference Data
		GER INSTRUCTIONS, in air	phabetical order
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog) NOTE
add	R	ADD	R[rd] = R[rs1] + R[rs2]
addi	1	ADD Immediate	R[rd] = R[rs1] + imm
and	R	AND	R[rd] = R[rs1] & R[rs2]
andi	1	AND Immediate	R[rd] = R[rs1] & imm
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$
beq	SB	Branch EQual	if(R[rs1]==R[rs2) PC=PC+{imm,1b'0}
bge	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}
bgeu	SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2) 2) PC=PC+{imm,1b'0}
blt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}&lt;/td"></r[rs2)>
bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) 2)<="" pc="PC+{imm,1b'0}" td=""></r[rs2)>
bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}
csrrc	1	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR & \sim R[rs1]$
csrrci	1	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim imm$

# Study the remaining slides yourself

### **Pitfalls**

- Use large immediates
  - The assembler may report error and abort
- Forget to skip the else block
  - The else block is always executed
- Forget to update the loop control variable
  - You will have an infinite loop!
- Forget to go back to the top of the loop
  - Why is not the loop working?
- Conditions in if or while structure are inverted
  - For example, < becomes >=

https://github.com/zhijieshi/cse3666/blob/master/code-examples/pitfalls.md

#### **References and Resources**

- RISC-V Assembly Programmer's Manual
  - https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md
- RARS: RISC-V Assembler and Runtime Simulator
  - https://github.com/TheThirdOne/rars
- Online simulator from Cornell University (CS3410)
  - https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/
- All you need to know about C code for CSE 3666 in one file
  - https://github.com/zhijieshi/cse3666/blob/master/code-examples/c-example.c

## Question

Calculate the absolute value of s0 and save it in s1.

#### Answer

Calculate the absolute value of s0 and save it in s1.

```
Method 1:
```

```
if s0 < 0 goto Else
s1 = s0
j EndIf</pre>
```

#### Else:

$$s1 = - s0$$

#### EndIf:

#### Method 2:

```
s1 = s0
if s0 >= 0 goto EndIf
s1 = - s0
```

EndIf:

#### #RISC-V code

add s1, s0, x0 bge s0, x0, EndIf sub s1, x0, s0

EndIf:

## **Tips for Programming with RISC-V**

- Get familiar with RISC-V instructions
  - Know what you can and can NOT do with RISC-V instructions
- Write the pseudocode first
- Break down the pseudocode into small steps
  - Until you know how to do each steps
- Translate each step into RISC-V
  - Keep track use of registers
  - Know where and how the data are stored
    - Endianness, sign, etc.
    - Difference between address and data value

### **Common Tasks**

- Arithmetic and logic operations
  - Both operands are in register, or one is an immediate
    - Load small/large constants into a register
- Branches and loops
  - If, if-else, if-elseif-else, for, while, do-while, etc.

#### Coming up soon!

- Load/Store
  - Calculate the address (or use proper displacement)
  - Use proper load and store instructions
- Functions
  - Parameters
  - Return values
  - Save/restore registers and maintain stack