Logical and Bitwise Operations



Caiwen Ding
Department of Computer Science and Engineering
University of Connecticut

CSE3666: Introduction to Computer Architecture

Outline

- Compare unsigned numbers
- Load 32-bit constants
- Bitwise and logical operations
 - And related RISC-V instructions

NOT, AND, OR, XOR Shift left, shift right logical, shift right arithmetic

• Application of these operations

Reading: Sections 2.6. Skip instruction encoding.

Reminder: Reference card

Review Question

Which register is larger? Does the following instruction jump to L?

- t0 1111 1111 1111 1111 1111 1111 1111
- t1 0000 0000 0000 0000 0000 0000 0000 0001

Which register is larger? Does the following instruction jump to L?

signed:
$$t0 < t1$$
 because $-1 < 1$ unsigned: $t0 > t1$ because $(2^{32} - 1) > 1$

Branches, with unsigned comparison

- Conditional branches
 - If a condition is true, go to the instruction indicated by the label

```
- Otherwise, continue sequentially
       -do we need to seperate signed & unsigned? X
beg rs1, rs2, L1 # if (rs1 == rs2) goto L1
   rs1, rs2, L2 # if (rs1 != rs2) goto L2
bne
# compare signed numbers
blt rs1, rs2, L3 # if (rs1 < rs2) goto L3
      rs1, rs2, L4 # if (rs1 >= rs2) goto L4
bge
# compare unsigned numbers
bltu rs1, rs2, L # if (rs1 < rs2) goto L
bgeu rs1, rs2, L # if (rs1 >= rs2) goto L
```

Example


```
# s1 is the number of elements in an array
# check if index t0 is in range [0, s1)
# both s1 and t0 are signed
```

if
$$(t0 < 0)$$
 || $(t0 >= s1)$ goto L_error

how would you check if to is in [s2, s1)? check

Load 32-bit Constants into a Register

- We are good at 12-bit immediate most of the time, but sometimes need larger numbers
- How do we load a 32-bit constant in a register?






Data Volue } 32-bit




- LUI allows 20-bit immediate
 - Assembler supports %hi(C) to get the higher 20 bits of C
- The 20 bits are placed into bits 12 to bits 31
 - Lower 12 bits are cleared



How do we set the lower 12 bits to other values?

Example: load large constants

• Load 0x12345678 into register s0




Example: load large constants

• Load 0x789ABCDE into register s0


31 ... 12 11

0111 1000 1001 1010 1011 1100 1101 1110



Example: load large constants


Load 0x789ABCDE into register s0



-1 is added to upper 20 bits, because lower 12 bits are sign extended



Bitwise logical operations: NOT, AND, OR, and XOR



X	Y	X XOR Y
0	ame 0	0
0	\star (am)	1
1	0 June 0	\int 1
1	1	<u> </u>

AND &

X	Y	X AND Y
0	0	0
0_	1	0
1	0	0
1	1	

OR |

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

Examples: 8-bit bitwise logical operations

We treat bits seperately

Α	1001 1011
В	1100 1101
A AND B	1000 1001

А	1001 0011
В	1101 1001
A OR B	1101 1011

Α	1101 1011
В	1001 1111
A XOR B	0100 0100

Α	1001 1011
NOT A	0110 0100

Example: 8-bit shift operations

Shift left	1001 1011
By 3 (<< 3)	1101 1000

Shift right logical	1001 1011
By 4 (>> 4)	0000 1001

Shift right arith.	1001 1011
By 4 (>> 4)	1111 1001

There are two versions of shift right.

The sign bit is padded in from the left for shift right arithmetic

RISC-V Support for Logical Operations

Operation	C/Python	RISC-V
Shift left	<<	sll, slli
Shift right logic	>>	srl, srli
Shift right arith.	>>	sra, srai
Bitwise AND	&	and, andi
Bitwise OR		or, ori
Bitwise NOT	~	xori
XOR	^	xor, xori


^{*}i instructions take an immediate as the second operand Immediates are 12-bit long and sign extended

SLLI and SLL Operations

```
slli t0, t1, 4
sll t0, t1, t2  # assume t2 is 4
```

Shift the bits in t1 left by 4 positions

The highest 4 bits in t1 are lost. 0 is shifted in from the right



SRLI and **SRAI** Operations

```
srli t2, t1, 4  # srl takes registers
srai t3, t1, 4  # sra takes registers
```

- Shift the bits right by 4 positions
 - SRLI pads with 0 and SRAI pads with the sign bit (not always 1!)

AND and ANDI Operations

```
and t0, t1, t2
andi t0, t1, 0x5CC
```

The 12-bit immediate in ANDI is sign extended

What do we see if we consider immd/t2 is a mask?

OR and ORI Operations

```
or t0, t1, t2 ori t0, t1, 0xFFFFDC0
```

The 12-bit immediate is sign extended

What do we see if we consider immd/t2 is a mask?

XOR and XORI Operations

```
xor t0, t1, t2
xori t0, t1, 0x5CF
```

The 12-bit immediate is sign extended

What do we see if we consider immd/t2 is a mask?

NOT Operation

- Invert bits in a doubleword
 - Change 0 to 1, and 1 to 0
- RISC-V does not have NOT. NOT is done with an XOR.
 - NOT is a pseudoinstruction

```
not t0, t1 # xori t0, t1, -1
```

What are the bits in t0 after the following instruction?

ori t0, t1, -1

- A. All bits in t0 are 1
- B. 32 bits from t1
- C. Higher 20 bits are from t1. Lower 12 bits are set to 0
- D. Higher 20 bits are from t1. Lower 12 bits are set to 1
- E. None of the above

Write RISC-V instructions to perform the following operations. How many instructions do you need for each multiplication?

Write RISC-V instructions for the following operation.

s1 / 4

integer division

If v is not divisible by 4, the result is rounding towards negative infinity If v is negative, it may not be what you want

Suppose $v = 0b\ 0100\ 1100$. What is the binary representation of the following values? How do you use one RISC-V instruction to compute each of them?

- v % 4
- v % 8
- v % 16

Write RISC-V instructions for the following operations.

What instruction should be placed in the blank?

```
if s0 is even goto L2
```

- A. BEQ
- B. BNE
- C. BLT
- D. BGE
- E. Need to change the registers in the second instruction

Logical operators in high-level languages

How do we do logical operators AND and OR in C/Python?

```
// Python: and, or
// C: &&, ||
                                  Short-circuit evaluation!
if (cond1 && cond2) {
                                  If cond1 is not true,
       // if branch
                                  cond2 is not evaluated.
} else {
      // else branch
Example:
if ((p != NULL) && (p[0] < 0)) { ... }
```

Logical Operators

```
if (cond1 and cond2) then
                                if (cond1 or cond2) then
      if branch
                                       if branch
                                Else
F1se
      else branch
                                       else branch
Pseudocode
                                Pseudocode
                                if cond1 goto If
if ! cond1 goto Else
if ! cond2 goto Else
                                if ! cond2 goto else
                                If:
      if branch
      goto EndIf
                                       if branch
Else:
                                       goto EndIf
      else branch
                                Else:
EndIf:
                                       else branch
                                EndIf:
```