

Pipeline Data Hazards



Caiwen Ding

Department of Computer Science and Engineering
University of Connecticut

CSE3666: Introduction to Computer Architecture

Troubles from Pipelining

- Pipeline hazards
 - Structural hazards: attempt to use the same resource by two different instructions at the same time
 - Data hazards: attempt to use data before it is ready
 - An instruction's source operand(s) are produced by a prior instruction still in the pipeline
 - Control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
 - branch and jump instructions, exceptions
- Pipeline control must detect and take action to resolve hazards

Data Hazards

- Data dependency may cause data hazard
 - Data dependency: an instruction depends on data produced by a previous instruction
 - Data hazard: an instruction cannot get its data in time

Example: Read after write (RAW) dependency/hazard

SUB and AND depend on ADD

read x1 after write x1


add **x1**, x1, x1

sub x4, **x1**, x5

and x6, x1, x7

Data Dependency Can Cause Data Hazards

- Later instructions are dependent on ADD



Dealing with Data Hazards

- We can usually resolve hazards by **waiting**, but we will try to find ways to reduce time on waiting
- Data hazards
 - Stalling (waiting)
 - Forwarding

Reading: Section 4.6 (on data hazards) and Section 4.8

Software approach

- Wait by inserting NOPs. Increase instruction count

add **x1**, x2, x3


NOP

NOP

sub x4, **x1**, x5

	1	2	3	4	5	6	7	8
add x1,x2,x3	IF	ID	EX	MEM	WB			
NOP		IF	ID	EX	MEM	WB		
NOP			IF	ID	EX	MEM	WB	
sub x4, x1 ,x5				IF	ID	EX	MEM	WB
and x6,x1,x7					IF	ID	EX	MEM

Hardware can detect data hazards and wait



Stalls Shown in Pipeline Diagram

Register 1 is not updated by ADD until the first half of cycle 5

The SUB instruction cannot get the correct data until the second half of cycle 5

It waits in the ID stage in cycles 4 and 5


The AND instruction cannot get into ID stage. It stays in IF in cycles 4 and 5.

Two instructions cannot be in the same stage!

Stall for two cycles
- means "same stage"


	1	2	3	4	5	6	7	8
add x1,x2,x3	IF	ID	EX	MEM	WB			
sub x4,x1,x5		IF	ID	-	-	EX	MEM	WB
and x6,x1,x7			IF	-	-	ID	EX	MEM

Another (better) Way to “Fix” a Data Hazard



Forwarding (aka Bypassing)

- Use result if it is already computed and available
 - Don't wait for it to be stored in a register
 - Require extra connections in the datapath



Stale data in ID/EX
However, EX/MEM has the correct one

Pipeline Diagram Showing Forwarding

x1 is not updated in register file until the first half of cycle 5,
but it is available at the end of cycle 3

The SUB instruction can get the correct value through forwarding in cycle 4

Can AND be executed without stall? Can it get the correct value in ID?


	1	2	3	4	5	6	7	8
add x1,x2,x3	IF	ID	EX	MEM	WB			
sub x4, x1 ,x5		IF	ID	EX	MEM	WB		
and x6,x7, x1			IF	ID	EX	MEM	WB	

Adding forwarding paths

- Where would you add the path for SUB?

In previous cycle:

ADD was in EX, computing $x2 + x3$. SUB was in ID, reading $x1$ from register file



What about AND?


x1 is not updated in register file until the first half of cycle 5,
but it is available at the end of cycle 3

The AND instruction cannot the correct value in ID (cycle 4)
It can get the correct value through forwarding in cycle 5

	1	2	3	4	5	6	7	8
add x1,x2,x3	IF	ID	EX	MEM	WB			
sub x4,x1,x5		IF	ID	EX	MEM	WB		
and x6,x7,x1			IF	ID	EX	MEM	WB	


Adding forwarding paths - 2

- Where would you add the path for AND?



Forwarding Paths to ALU

ALU result is stored in EX/MEM and MEM/WB,
Data loaded from data memory can also be forwarded via Write Data.



b. With forwarding

MUX Added before ALU input


- A MUX is added before each input to ALU
 - 00: Take the value from the register file, stored in ID/EX
 - 10: Take the value from EX/MEM
 - 01: Take the value from MEM/WB
- A forwarding unit needs to generate the control signals
 - ForwardA and ForwardB, each having 2 bits

When should we forward from EX/MEM to EX?

When should we forward from MEM/WB to EX?

Detecting the Need to Forward from EX/MEM to EX

When should we forward from EX/MEM to EX? Describe the logic in English.




b. With forwarding

Forwarding from EX/MEM to EX

Logic

if EX/MEM.RegWrite and
 (not EX/MEM.MemRead) and
 EX/MEM.rd != 0 and
 EX/MEM.rd == ID/EXE.rs1
then
 ForwardA = 0b10


Only R-type computes
new result in EX



Similar for ForwardB

Detecting the Need to Forward from MEM/WB to EX

When should we forward from MEM/WB to EX? Describe the logic in English.



b. With forwarding

Forwarding from MEM/WB to EX

Logic

```
if    MEM/WB.RegWrite and      ← R-type or Load
      MEM/WB.rd != 0 and
      MEM/WB.rd == ID/EXE.rs1
then
      ForwardA = 0b01
```

Similar for ForwardB

Yet Another Complication!

What if we change the SUB instruction a little?


Which x1 should AND use? Which forwarding path?

		1	2	3	4	5	6	7	8
add	x1,x1,x2	IF	ID	EX	MEM	WB			
sub	x1 , x1 ,x3		IF	ID	EX	MEM	WB		
and	x1,x4, x1			IF	ID	EX	MEM	WB	

Forwarding from MEM/WB to EX (**corrected**)

Logic

```
if      MEM/WB.RegWrite and  
        MEM/WB.rd != 0 and  
        MEM/WB.rd == IE/EXE.rs1 and  
        not (forward from EX/MEM)  
then  
    ForwardA = 0b01
```



Corrected !


Similar for ForwardB

Data Forwarding (aka Bypassing)

- Take data where it is available in **any** of the pipeline registers and forward it to the units (e.g., the ALU) that need it
- For ALU: the inputs can come from **any** pipeline register rather than just from ID/EX
 - **Add multiplexors** to the both inputs of the ALU
 - Connect ALU result in EX/MEM and Write data in WB to the MUXes
 - Add the proper forwarding logic for the MUXes
 - Pass register numbers along the pipeline and send to forwarding logic
- Other units may need similar forwarding logic (e.g., the D-Mem)


MEM/WB to MEM forwarding

- Loads that immediately followed by stores (memory-to-memory copies) can avoid a stall via forwarding
 - From the MEM/WB register to the data memory input
 - MUX and forwarding logic are added in MEM stage




Load-Use Data Hazard

- Cannot always avoid stalls by forwarding
 - The value needed is not computed/loaded yet



SUB cannot get in Ex and use x1 in this cycle
Wait in ID (not in EX!)

Stall/Bubble in the Pipeline



Another view: Stall/Bubble in the Pipeline

- Cycle 3: hazard is detected (in ID)
- Cycle 4: IF and ID repeat. EX has a NOP. LW continues
- Cycle 5: all instructions move to the next stage

How does AND get x2 in cycle 5?

Cycle	IF	ID	EX	MEM	WB
3	or x8,x2,x6	and x4,x2,x5	lw x2,20(x1)		
4	or x8,x2,x6	and x4,x2,x5	NOP	lw x2,20(x1)	
5	add x9,x4,x2	or x8,x2,x6	and x4,x2,x5	NOP	lw

Yet another one, with pipeline diagram

The result of lw is not available until the end of cycle 4

The AND instruction cannot enter the EX stage in cycle 4.

In cycle 3:

The hazard is detected in ID

A bubble (NOP) is inserted in the pipeline (stored in ID/EX)

In cycle 4:

The EX stage does NOP (the inserted bubble)

The AND instruction stays in the ID stage in cycle 4


The OR instruction stays in the IF stage

	1	2	3	4	5	6	7	8
lw x2, 20(x1)	IF	ID	EXE	MEM	WB			
and x4, x2, x5		IF	ID	-	EXE	MEM	WB	
or x8, x2, x6			IF	-	ID	EXE	MEM	WB

Datapath with Hazard Detection

IF and ID repeat on Hazards

All control signals are set to 0



Performance impact - 1

One cycle is wasted for each load-use hazard.

If 50% of the load instructions cause load-use hazard, what is the average number of stall cycles per each load instruction?

Performance impact - 2

One cycle is wasted for each load-use hazard

The ideal CPI is 1.

Suppose 30% of the instructions are load and 60% of them cause load-use hazard.

What is the average CPI of all instructions?

Code Scheduling to Avoid Stalls


- Reorder code to avoid use of load result in the next instruction

Consider code:

$A = B + E; C = B + F;$

Instructions are

Load B, load E, compute A, store A. Load F, compute C, store C.



Summary – Handling Data Hazards

One of the reasons we cannot achieve the ideal speedup is hazards

Handling data hazards (**RAW** in 5-stage MIPS pipeline)

- Forwarding can eliminate many hazards
 - ALU-to-ALU (to both ALU input ports)
 - Memory-to-ALU (to both ALU input ports)
 - Memory-to-Memory (to the memory Write Data port)
 - Load followed by store
- Still, pipeline needs to support stall
 - Not all hazards can be avoided by forwarding (Load-use)
- Code scheduling can avoid some stalls

-
- Study the remaining slides yourself

Summary of forwarding to the next instruction

Where data is generated	Where data is consumed	Forwarding paths
EX	EX	EX/MEM to EX
EX	MEM	EX/MEM to EX
MEM	EX	Stall
MEM	MEM	MEM/WB to MEM

For each case, find an example consisting of two instructions.
Explain the execution of the instructions.

1. On processors without forwarding, how many stall cycles are needed?
2. On processors with forwarding, how does the second instruction get the operand?

Writing pipeline diagram

- Recognize and handle data dependence
 - Understand when data are generated and when they are used
- Two instructions cannot be in the same stage in the same cycle
- Detect hazard and wait, if necessary, in ID stage
 - Once an instruction enters EX, it does not stop until it's completed
 - IF only fetches instructions. It does not check instructions
- Do not stall unnecessarily

Common mistakes

	1	2	3	4	5	6	7	8
I1	IF	ID	EXE	MEM	WB			
I2		IF	ID	-	EX	MEM	WB	
I3			IF	-	ID	EX	-	MEM
I4			-	-	IF			

?

I4 is not fetched until cycle 5
'-' means repeat

Hazard detection is in ID
No stalls in EX, MEM, WB

Question

- If there is no forwarding, how many stall cycles does the following instructions have?

add x1, x2, x3

sub x2, x1, x4

Question

- With forwarding, which forwarding path does the **sub** instruction use?

add x1, x2, x3

sub x2, x1, x4

- A. EX/MEM to EX
- B. MEM/WB to EX
- C. MEM/WB to MEM
- D. None

Question

- With forwarding, which forwarding path does the **sw** instruction use?

```
sub    x2, x1, x4  
sw     x2, (x10)
```

- A. EX/MEM to EX
- B. MEM/WB to EX
- C. MEM/WB to MEM
- D. None

Question

- With forwarding, which forwarding path does the **sw** instruction use?

```
sub    x2, x1, x4
nop
sw     x2, (x10)
```

- A. EX/MEM to EX
- B. MEM/WB to EX
- C. MEM/WB to MEM
- D. None

Question

- With forwarding, which forwarding path does the sub instruction use?

```
lw    x1, (x2)
nop
sub    x2, x1, x4
```

- A. EX/MEM to EX
- B. MEM/WB to EX
- C. MEM/WB to MEM
- D. None

Forward from MEM/WB to MEM

From MEM/WB to MEM

ADD a MUX to select data going to D-MEM. WriteData
EX/MEM.ReadData2 or MEM/WB.WriteData ?

rs2 only


```
if      MEM/WB.rd != 0 and  
      MEM/WB.rd == EX/MEM.rs2 and  
      MEM/WB.MemRead and  
      EX/MEM.MemWrite  
then  
  forward from MEM/WB to MEM
```

Load-use Hazard Detection Unit in ID

Detect Hazard in ID.

The logic is

```
stall =  
ID/EX.MemRead and      # instructions in EX is a load  
ID/EX.rd != 0 and      # it does not load into x0  
( (IF/ID.rs1 == ID/EX.rd) ||  
  ((IF/ID.rs2 == ID/EX.rd) && ! MemWrite))
```



If the current instruction in ID
is SW, no need to stall for rs2

Hazard/Stall Hardware

Along with the Hazard Unit, we have to implement the **stall**.

- Prevent the instructions in the IF and ID stages from progressing down the pipeline.
 - This is done by preventing the PC register and the IF/ID pipeline register from changing
 - Hazard detection Unit controls the writing of the PC (`PC.write`) and IF/ID (`IF/ID.write`) registers
 - The instruction in IF will be fetched again
 - The instruction in ID will be decoded and read RF again
- Insert a “bubble” (a NOP instruction) between the `lw` instruction (in the EX stage) and the load-use instruction (in the ID stage)
 - Set the control bits in the EX, MEM, and WB control fields of the ID/EX pipeline register to 0 (a NOP). The Hazard Unit controls the MUX that chooses between the real control values and the 0's
- Let load and earlier instructions proceed normally down the pipeline