## Lab 7

## **Work for Each Step**

- Instantiate registers holding the multiplicant and multiplier with shift left and shift right
- Instantiate the adder
- set the next p\_enabled signal to be the first item in the list stored in y

## Testing/Screenshots

```
hw4-code – ~/Documents/UCONN/Spring 2022/CSE3666/Labs/Lab7/mul.py –
<u>File Edit View Navigate Code Refactor Run Tools VCS W</u>indow <u>H</u>elp
hw4-code
                                  ♪ - | • q2 - | • ★ ⑤ • ■ |
    🐉 mul.py
                                                        A 11 🗶 10
               reg_p = RegisterE(p, adder_out, p_en, clock, p_res
                                                                    ▦
               # instantiate x and y registers, and adder
               reg_x = RegisterShiftLeft(x, x_init, load, x_en, clock, reset)
               reg_y = RegisterShiftRight(y, y_init, load, y_en, clock, reset)—
               adder = Adder(adder_out, x, p) # Modified
               @always_comb
               def comb_regs():
                  p_reset.next = load
                  p_{en.next} = y[0]
            Mul2x() \rightarrow comb_regs()
  Terminal: Local \times + \checkmark
       17 * 36 = 612
       0 0000000000000000 000000000100100 11001010
       1 0000000000000000 0000000001001000 01100101
       2 000000001001000 0000000010010000 00110010
       3 000000001001000 0000000100100000 00011001
                                                           0
       4 0000000101101000 0000001001000000 00001100
Structure
       5 0000000101101000 0000010010000000 00000110
       •
       0
       36 * 202 = 7272
  (venv) → ~/Documents/UCONN/Spring 2022/CSE3666/Labs/Lab7
               Version Control
                                                        Python Console
🔲 Download pr... (24 minutes ago) 143:21 LF UTF-8 4 spaces Python 3.8 (hw4-code) 🧣 🕰
```

