RSIC-V: Immediate and Control Flow



Caiwen Ding
Department of Computer Science and Engineering
University of Connecticut

CSE3666: Introduction to Computer Architecture

Outline

- Immediate operands
- Control flows
 - If-Else
 - Loops: while, for, ...

Reading: Sections 2.3 and 2.7. Skip memory operand in 2.3

References: Reference card in textbook

Question

We have learned registers in RISC-V and add/sub instructions

• How do we count?

$$t0 = t0 + 1$$

Immediate Operands

• Constant data can be specified in some instructions

```
addi s3, s3, 4 # increment s3 by 4
```

- No subtract immediate instruction
 - Just use a negative constant

```
addi s2, s1, -1 # s2 = s1 - 1
```

- The immediate must be in the range [-2048, 2047]
- **Design Principle 3**: Make the common case fast
 - Small constants are common

The Constant Zero

- Register 0 (zero) is the constant 0
 - Cannot be overwritten
 - If you need 0, it is already in x0. No need to use another register
- Useful for common operations
 - Move value between registers
 add t2, s1, zero
 - Load an immediate into a register
 addi t2, x0, 100
 addi t2, x0, -20

Question

• How do we calculate the absolute value of an integer?

• How do we calculate the sum of integers from 0 to 99?

The execution of instructions is normally sequential. How does a processor support selection and repetition?

Branches

- Conditional branches
 - If a condition is true, go to the instruction indicated by the label
 - Otherwise, continue sequentially

```
beq rs1, rs2, L1 # if (rs1 == rs2) goto L1
bne rs1, rs2, L2 # if (rs1 != rs2) goto L2

blt rs1, rs2, L3 # if (rs1 < rs2) goto L3
bge rs1, rs2, L4 # if (rs1 >= rs2) goto L4
```

```
# example of a label
L1: ADD x1, x2, x3
```

Branches compare two registers! Not with an immdiate

If Statements

```
if (i == j)
{
    f = g + h;
}
```

Variable	Register
f	s0
g	s1
h	s2
i	s3
j	s4

Pseudocode

```
if (i != j) goto Skip
f = g + h
Skip: # this is a label
```

If Statements

Pseudocode

Skip:

Variable	Register
f	s0
g	s1
h	s2
i	s3
j	s4

RISC-V code

```
bne s3, s4, Skip
add s0, s1, s2
# more instructions if necessary
```

Skip:

If-else Statements

Variable	Register
f	s0
യ	s1
h	s2
i	s3
j	s4

If-else Statements - 2

Variable	Register
f	s0
g	s1
h	s2
i	s3
j	s4

Pseudocode

$$f = g + h$$

goto EndIf ← Do not forget to skip the else branch

Else:

$$f = g - h$$

EndIf:

If-else Statements - 3

Pseudocode

Else:

$$f = g - h$$

EndIf:

RISC-V code

bne	s3,	s4,	Else
add	s0,	s1,	s2
beq	x0,	x0,	EndIf
		4	

Else: sub s0, s1, s2

EndIF: ...

Variable	Register
f	s0
g	s1
h	s2
i	s3
j	s4

don't forget

While Loop

```
while (cond) {
             Statements
# Method 1
                                  # Method 2
                                         goto Test
Loop:
      if (! cond) goto Exit
                                  Loop:
      Statements
                                         Statements
      goto Loop
                                  Test:
                                         if (cond) goto Loop
Exit:
```

Question

Implement the following loop with RISC-V instructions.

```
sum = 0;
i = 0;
while (i < 100) {
    sum += i;
    i += 1;
}</pre>
```

Variable	Register
i	s0
sum	s1
end	s2

While – Method 1

Pseudocode # Method 1 RISC-V code i = 0addi s0, x0, 0 s1, x0, 0 sum = 0addi addi loop: s2, x0, 100 bge s0, s2, exit if (!(i < 100)) goto exit loop: sum += iadd s1, s1, s0 i += 1 addi s0, s0, 1 x0, x0, loop goto loop beg exit: exit:

Variable	Register
i	s0
sum	s1
end	s2

How many instructions are executed?

While – Method 2

Pseudocode

$$i = 0$$

$$sum = 0$$

loop:
$$sum += i$$

test: if (i < 100) goto loop test: blt

Method 2 RISC-V code

Variable	Register
i	s0
sum	s 1
end	s2

How many instructions are executed?

For Loop

```
sum = 0;
for (i = 0; i < 100; i += 1) {
        sum += i;
Convert a for loop to a while loop:
sum = 0;
i = 0;
while (i < 100) {
        sum += i;
                                          Do not forget to increment
                                          the loop control variable.
       i += 1;
```

Design question

• Can beq, bne, blt, bge compare values in all the ways software developers need? Do we need to add more instructions for ">" and "<="?

How do we do the following in RISC-V program?

Pseudoinstructions

- Pseudoinstructions are fake instructions
 - Do not add instructions for the operations that can be done
- Purpose: Make it easier for programmers to write assembly code
 - Assembler converts pseudoinstructions to real instructions

Ps	seudoinstruction	Real Instructions
nop		addi x0, x0, 0
mv	rd, rs	addi rd, rs, 0
neg	rd, rs	sub rd, x0, rs
li	rd, immd	addi rd, x0, immd Or more than one instruction *

^{*} Depending on immd. If immd is small, use only one instruction.

Policy on pseudoinstructions

- We can use the pseudoinstructions listed on the (green) card
- We also need to recognize pseudoinstructions and be able to convert them to real instructions

PSEUDO INSTRUCTIONS

NAME Branch = zero Branch ≠ zero Absolute Value	DESCRIPTION if(R[rs1]==0) PC=PC+{imm,1b'0} if(R[rs1]!=0) PC=PC+{imm,1b'0} F[rd] = (F[rs1]<0)?-F[rs1]: F[rs1]
FP Move	F[rd] = F[rs1]
FP negate	F[rd] = -F[rs1]
Jump	$PC = \{imm, 1b'0\}$
Jump register	PC = R[rs1]
Load address	R[rd] = address
Load imm	R[rd] = imm
Move	R[rd] = R[rs1]
Negate	R[rd] = -R[rs1]
No operation	R[0] = R[0]
Not	$R[rd] = \sim R[rs1]$
Return	PC = R[1]
Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0
Set ≠ zero	R[rd] = (R[rs1]! = 0) ? 1 : 0
	Branch = zero Branch ≠ zero Absolute Value FP Move FP negate Jump Jump register Load address Load imm Move Negate No operation Not Return Set = zero

What instructions do I have to learn?

- We won't discuss every instruction in detail
- You should study the RV32I instructions listed on the green card, except for the following:
 - FENCE, FENCE.I, and instructions starting with CS
- We will cover some instructions in M and F/D extensions later

RIE	7	ISC-V	① Reference Data
RV32I BASE I	NTE	GER INSTRUCTIONS, in all	phabetical order
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog) NOTE
add	R	ADD	R[rd] = R[rs1] + R[rs2]
addi	1	ADD Immediate	R[rd] = R[rs1] + imm
and	R	AND	R[rd] = R[rs1] & R[rs2]
andi	I	AND Immediate	R[rd] = R[rs1] & imm
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$
beq	SB	Branch EQual	if(R[rs1]==R[rs2) PC=PC+{imm,1b'0}
bge	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}
bgeu	SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2) 2) PC=PC+{imm,1b'0}
blt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"></r[rs2)>
bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) 2)<="" pc="PC+{imm,1b'0}" td=""></r[rs2)>
bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}
csrrc	1	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$
csrrci	I	Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & ~imm

Study the remaining slides yourself

Pitfalls

- Use large immediates
 - The assembler may report error and abort
- Forget to skip the else block
 - The else block is always executed
- Forget to update the loop control variable
 - You will have an infinite loop!
- Forget to go back to the top of the loop
 - Why is not the loop working?
- Conditions in if or while structure are inverted
 - For example, < becomes >=

References and Resources

- RISC-V Assembly Programmer's Manual
 - https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md
- RARS: RISC-V Assembler and Runtime Simulator
 - https://github.com/TheThirdOne/rars
- Online simulator from Cornell University (CS3410)
 - https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/
- All you need to know about C code for CSE 3666 in one file
 - https://github.com/zhijieshi/cse3666/blob/master/code-examples/c-example.c

Question

Calculate the absolute value of s0 and save it in s1.

Answer

Calculate the absolute value of s0 and save it in s1.

Method 1:

```
if s0 < 0 goto Else
s1 = s0
j EndIf</pre>
```

Else:

$$s1 = - s0$$

EndIf:

Method 2:

EndIf:

#RISC-V code

add s1, s0, x0 bge s0, x0, EndIf sub s1, x0, s0

EndIf:

Tips for Programming with RISC-V

- Get familiar with RISC-V instructions
 - Know what you can and can NOT do with RISC-V instructions
- Write the pseudocode first
- Break down the pseudocode into small steps
 - Until you know how to do each steps
- Translate each step into RISC-V
 - Keep track use of registers
 - Know where and how the data are stored
 - Endianness, sign, etc.
 - Difference between address and data value

Common Tasks

- Arithmetic and logic operations
 - Both operands are in register, or one is an immediate
 - Load small/large constants into a register
- Branches and loops
 - If, if-else, if-elseif-else, for, while, do-while, etc.

Coming up soon!

- Load/Store
 - Calculate the address (or use proper displacement)
 - Use proper load and store instructions
- Functions
 - Parameters
 - Return values
 - Save/restore registers and maintain stack