```
module dual_display (
         input logic reset,
input logic [3:0] in0, in1,
                                               // active low reset
                                               // two 4-bit inputs
         output logic [6:0] seg0, seg1
                                              // two 7-bit decoded outputs
    );
6
         // --- Internal signals ---
8
         logic clk;
9
         logic [23:0] counter;
         logic sel;
                                   // which input is currently active
         logic [3:0] mux in; // input to the decoder
         logic [6:0] seg decoded; // output of the single decoder
14
         // Oscillator (from lab1 jc.sv)
         HSOSC hf osc (
16
             .CLKHFPU(1'b1),
17
             .CLKHFEN (1'b1),
18
             .CLKHF(clk)
19
         );
21
         // Divider: slow down for visible multiplexing
         always_ff @(posedge clk or negedge reset) begin
             if (!reset) begin
24
                 counter <= 0;</pre>
                        <= 0;
                 sel
             end else begin
                 counter <= counter + 1;</pre>
28
                 if (counter == 24'd10 000 00) begin // adjust rate
29
                     counter <= 0;
                      sel <= ~sel;
                 end
             end
         end
34
         // Select input
36
         assign mux in = sel ? in1 : in0;
38
         // Single seven-segment decoder instance
39
         seven segment u decoder (
40
             .s(mux_in),
41
             .seg(seg_decoded)
42
         );
43
44
         // Latch into seg0 or seg1 depending on which input was active
45
         always ff @(posedge clk or negedge reset) begin
46
             if (!reset) begin
                 seg0 <= 7'b1111111;
47
                 seg1 <= 7'b11111111;
48
             end else begin
49
                 if (sel)
                      seg1 <= seg_decoded;</pre>
                      seg0 <= seg decoded;</pre>
54
             end
         end
56
57
    endmodule
58
```