

```

1  module dual_display (
2      input logic reset, // active low reset
3      input logic [3:0] in0, in1, // two 4-bit inputs
4      output logic [6:0] seg0, seg1 // two 7-bit decoded outputs
5  );
6
7      // --- Internal signals ---
8      logic clk;
9      logic [23:0] counter;
10     logic sel; // which input is currently active
11     logic [3:0] mux_in; // input to the decoder
12     logic [6:0] seg_decoded; // output of the single decoder
13
14     // Oscillator (from lab1_jc.sv)
15     HSOSC hf_osc (
16         .CLKHFPU(1'b1),
17         .CLKHFEN(1'b1),
18         .CLKHF(clk)
19     );
20
21     // Divider: slow down for visible multiplexing
22     always_ff @(posedge clk or negedge reset) begin
23         if (!reset) begin
24             counter <= 0;
25             sel <= 0;
26         end else begin
27             counter <= counter + 1;
28             if (counter == 24'd10_000_00) begin // adjust rate
29                 counter <= 0;
30                 sel <= ~sel;
31             end
32         end
33     end
34
35     // Select input
36     assign mux_in = sel ? in1 : in0;
37
38     // Single seven-segment decoder instance
39     seven_segment u_decoder (
40         .s(mux_in),
41         .seg(seg_decoded)
42     );
43
44     // Latch into seg0 or seg1 depending on which input was active
45     always_ff @(posedge clk or negedge reset) begin
46         if (!reset) begin
47             seg0 <= 7'b1111111;
48             seg1 <= 7'b1111111;
49         end else begin
50             if (sel)
51                 seg1 <= seg_decoded;
52             else
53                 seg0 <= seg_decoded;
54         end
55     end
56
57 endmodule
58

```