The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 4150 Spring 2022

### **Final Project Report**

# TINYMIPS CPU PROJECT

Jaret Williams – Electrical Engineering Nathan Pen – Electrical Engineering

> Professor Jerry Wu May 8, 2022

# Contents

I.	Introduction	. 4
II.	Architecture	. 5
III.	HDL Code	. 7
M	IIPS Module	. 8
C	ontroller	. 9
D	Patapath	18
A	LU	25
A	LU Control	26
M	MIPS Memory	27
Е	xternal Memory	28
R	eg File	30
IV.	Synthesis	32
P	re DFT-Synthesis Schematic	33
P	ost-DFT Synthesis Schematic	34
S	ynthesis Reports	37
V.	Testing	38
F	unctional Testing	38
	CPU Test Bench	39
	Controller Test Bench	42
	Datapath Test Bench	46
	RAM Verilog File	51
	RAM Data	53
D	FT	55
VI.	Layout	57
P	&R	57
C	CAR	58
D	PRC/LVS	63
VII.	. Enhancements	64
VII	I. Problems/Debugging	64
IX.	Conclusions	65
App	pendix A	66


Dc_syn.tcl
Dc_test.tcl
Appendix B
Mips_scan.cell
Mips_scan.dft_drc95
Mips_scan.scan_path
Mips_scan.violators
Mips_syn.area
Mips_syn.design
Mips_syn.net
Mips_syn.ports
Mips_syn.pow142
Mips_syn.timing
Appendix C
Mips_syn.v
Mips_scan.v
Appendix D
tmax_atpg.tcl
Appendix E
maxtb.dat
Appendix F
Do.do file
Default view 431

### I. Introduction


In this project the students used all the steps in the ASIC design flow to design, test, and build the Tiny MIPS CPU. The ASIC design flow starts with the specification/architecture step which is where for this project, the specification of the Tiny MIPS CPU and the block diagrams were given to the team from Professor Wu in the project description. Next, the team performed the RTL coding and Simulation which includes writing all the Verilog code and creating the test benches which are shown in HDL Code and Testing sections. The following step is the logic synthesis where the team used Synopsis Design Vision to realize the Verilog code into logic gate cells. Then right after, in the optimization and DFT insertion step, the team used a script in Synopsis Design Vision to replace the D Flip Flops with D Flip Flops with scan cells which completes the scan cell insertion process. The both the gate level simulation and the static timing analysis are performed in Tetramax with an ATPG script the team used. Then the team used Cadence Innovus, Chip Assembly Router, and Virtuoso to place and route the Tiny MIPS CPU synthesized schematic in a layout of a Pad frame. Finally, the team performed a DRC and LVS on the CPU in the pad frame with the schematic. Now the design is done and is ready to be fabricated. This project was a challenge for the whole team so completing this project while finishing senior design and other final assignments, the team was not able to add an enhancement.

### II. Architecture


The diagrams below show the overall architecture of the CPU, these were used directly to design the Datapath and controller modules which drive the core functionality of the CPU.



Tiny MIPS CPU Datapath Block Diagram



Tiny MIPS CPU Controller Finite State Machine



Visualization of Controller in Tiny MIPS CPU

Instruction	Function	Encoding	OP	OP	Func	Func
			(decimal)	(binary)	(decimal)	(binary)
add a, b, c	addition: $a = b + c$	R	0	000000	32	100000
sub a, b, c	subtraction: a = b - c	R	0	000000	34	100010
and a, b, c	bitwise AND:	R	0	000000	36	100100
	a = b and c					
or a, b, c	bitwise OR: $a = b + c$	R	0	000000	37	100101
slt a, b, c	set less than: a=1 if b <c< td=""><td>R</td><td>0</td><td>000000</td><td>42</td><td>101010</td></c<>	R	0	000000	42	101010
	a = 0 otheriwse					
addi a, b, #	add immediate:	I	8	001000	n/a	n/a
	a = b + #					
beq a, b,	branch if equal:	I	4	000100	n/a	n/a
addr	PC = PC + addr					
j addr	jump: PC = addr	J	2	000010	n/a	n/a
lb a,	load byte:	I	32	100000	n/a	n/a
offset(b)	a = mem[b+offset]					
sb a,	store byte:	I	48	110000	n/a	n/a
offset(b)	mem[b+offset] = a					

Tiny MIPS Instruction Set

# III. HDL Code

The following pages include all the Verilog HDL code used to implement the project. Each module will have its own header, be in landscape orientation, and have its own page as stated in the report template.

### MIPS Module

```
//`timescale 1ns/10ps
module mips #(parameter WIDTH = 8, REGBITS = 3)
             (input
                                 clk, reset, const gnd,
              input [WIDTH-1:0] memdata,
                                 memread, memwrite,
              output
              output [WIDTH-1:0] adr, writedata);
   wire [31:0] instr;
               zero, alusrca, memtoreg, iord, pcen, regwrite, regdst;
   wire
   wire [1:0] aluop, pcsource, alusrcb;
   wire [3:0] irwrite;
   wire [2:0] alucont;
   controller cont(.clk(clk), .reset(reset), .op(instr[31:26]), .zero(zero), .memread(memread),
.memwrite(memwrite),.alusrca(alusrca), .memtoreg(memtoreg), .iord(iord), .pcen(pcen), .regwrite(regwrite),
.regdst(regdst),.pcsource(pcsource), .alusrcb(alusrcb), .aluop(aluop), .irwrite(irwrite));
   alucontrol ac(.aluop(aluop), .funct(instr[5:0]), .alucont(alucont));
   datapath #(WIDTH, REGBITS) dp(.clk(clk), .reset(reset), .const qnd(const qnd), .memdata(memdata),
.alusrca(alusrca), .memtoreg(memtoreg), .iord(iord), .pcen(pcen),.regwrite(regwrite), .regdst(regdst),
.pcsource(pcsource), .alusrcb(alusrcb), .irwrite(irwrite), .alucont(alucont),.zero(zero), .instr(instr),
.adr(adr), .writedata(writedata));
```

endmodule

### Controller

```
module controller(alusrca, alusrcb, aluop, pcen, iord, irwrite,
                memread, memwrite, memtoreg,
             pcsource, regwrite, regdst,
                op, clk, reset, zero);
  // INPUTS
                     ; // OPCODE
  input [5:0] op
  input
                clk, reset, zero;
  // OUTPUTS
                                 // ALUSrcA
  output
                alusrca
                                 // ALUSrcB
  output [1:0] alusrcb
  output [1:0]
                aluop
                                 // ALUOp
                                 // Program Counter enable
  output
                pcen
  output
                 iord
                                 // IorD
                                 // irwrite [0] = IRWrite0, irwrite[1] = IRWrite1, etc.
  output [3:0]
                irwrite
                                 // MemRead
  output
                memread
  output
                memwrite
                                 // MemWrite
  output
                                 // MemtoReg
                memtoreq
  output [1:0] pcsource ;
                                 // PCSrc
  output
                 regwrite ;
                                 // RegWrite
             regdst
                    ; // RegDst
  output
```

```
// REGISTERS
               alusrca ;
reg
reg [1:0]
              alusrcb ;
                               // ALUSrcB
                               // ALUOp
reg [1:0]
              aluop
                               // Branch
              branch
reg
                               // IorD
reg
              iord
                               // irwrite [0] = IRWrite0, irwrite[1] = IRWrite1, etc.
reg [3:0]
              irwrite
              memread
                               // MemRead
reg
                               // MemWrite
reg
              memwrite
                               // MemtoReg
              memtoreg ;
reg
              pcwrite
                               // PCWrite
                               // PCSrc
reg [1:0]
              pcsource ;
              regwrite ;
                               // RegWrite
reg
              regdst ;
                               // RegDst
reg
// STATES (12)
//
                                    // state 0
parameter
              FETCH1 = 4'b0001;
                                    // state 1
parameter
              FETCH2 = 4'b0010;
                                    // state 2
parameter
              FETCH3 = 4'b0011;
```

```
// state 3
parameter
              FETCH4 = 4'b0100;
parameter
              DECODE = 4'b0101;
                                     // state 4
              MEMADR = 4'b0110;
                                     // state 5
parameter
parameter
              LBRD
                      = 4'b0111;
                                     // state 6
                                     // state 7
              LBWR
                      = 4'b1000;
parameter
              SBWR
                                     // state 8
parameter
                      = 4'b1001;
                                     // state 9
parameter
              RTYPEEX = 4'b1010;
              RTYPEWR = 4'b1011;
                                     // state 10
parameter
              BEQEX
                      = 4'b1100;
                                     // state 11
parameter
                                     // state 12
parameter
              JEX
                      = 4'b1101;
                ADDIWR = 4'b1110; // state 13
parameter
// OPCODES -- Make input decoding simpler
                      = 6'b100000; // load byte
parameter
              SB
                      = 6'b101000; // store byte
parameter
                     = 6'b0; // Register type instruction
parameter
              RTYPE
              BEQ
                      = 6'b000100; // Branch if Equal instruction i-type
parameter
                      = 6'b000010; // Jump instruction
parameter
              J
parameter
              ADDI
                      = 6'b001000; // addi operation
// STATE REGISTERS
reg [3:0] state, nextstate;
```

```
// state register
always @(posedge clk)
   if(reset) state <= FETCH1;</pre>
   else state <= nextstate;</pre>
// next state logic
always @(*)
   begin
   case(state)
   FETCH1: nextstate <= FETCH2;</pre>
   FETCH2: nextstate <= FETCH3;</pre>
   FETCH3: nextstate <= FETCH4;</pre>
   FETCH4: nextstate <= DECODE;</pre>
   DECODE: case(op)
         LB: nextstate <= MEMADR;
         SB: nextstate <= MEMADR;
         RTYPE: nextstate <= RTYPEEX;
         BEQ: nextstate <= BEQEX;</pre>
         J: nextstate <= JEX;
         ADDI: nextstate <= MEMADR;
         default: nextstate <= FETCH1;</pre>
         endcase
   MEMADR: case(op)
```

```
LB: nextstate <= LBRD;
         SB: nextstate <= SBWR;
         ADDI: nextstate <= ADDIWR;
         default: nextstate <= FETCH1;</pre>
         endcase
   LBRD: nextstate <= LBWR;
   RTYPEEX: nextstate <= RTYPEWR;
   LBWR: nextstate <= FETCH1;
   SBWR: nextstate <= FETCH1;</pre>
   RTYPEWR: nextstate <= FETCH1;
   BEQEX: nextstate <= FETCH1;</pre>
   JEX: nextstate <= FETCH1;</pre>
   ADDIWR: nextstate <= FETCH1;
   default: nextstate <= FETCH1;</pre>
   endcase
  end
// registered outputs
always @(*)
   begin
   irwrite <= 4'b0000;
   alusrca <= 0;
   alusrcb <= 2'b00;</pre>
   aluop <= 2'b00;
```

```
iord <= 0;
memread <= 0;</pre>
memwrite <= 0;
  memtoreg <= 0;
  pcwrite <= 0;</pre>
pcsource <= 2'b00;</pre>
  regwrite <= 0;
regdst <= 0;
branch <= 0;
case(state)
FETCH1:
   begin
      memread <= 1;</pre>
      irwrite <= 4'b0001;
      alusrcb <= 2'b01;
      pcwrite <= 1;</pre>
   end
FETCH2:
   begin
      memread <= 1;</pre>
      irwrite <= 4'b0010;
       alusrcb <= 2'b01;</pre>
      pcwrite <= 1;</pre>
```

```
end
FETCH3:
   begin
      memread <= 1;</pre>
      irwrite <= 4'b0100;
      alusrcb <= 2'b01;</pre>
      pcwrite <= 1;</pre>
   end
FETCH4:
   begin
      memread <= 1;</pre>
      irwrite <= 4'b1000;
      alusrcb <= 2'b01;</pre>
      pcwrite <= 1;</pre>
   end
DECODE:alusrcb <= 2'b11;</pre>
MEMADR:
   begin
      alusrca <= 1;
      alusrcb <= 2'b10;</pre>
   end
LBRD:
   begin
```

```
memread <= 1;
     iord <= 1;
   end
LBWR:
  begin
     regwrite <= 1;
     memtoreg <= 1;
   end
SBWR:
  begin
     memwrite <= 1;
     iord <= 1;
   end
RTYPEEX:
   begin
     alusrca <= 1;
     aluop <= 2'b10;
   end
RTYPEWR:
   begin
     regdst <= 1;
     regwrite <= 1;
   end
```

```
BEQEX:
         begin
            alusrca <= 1;
            aluop <= 2'b01;
            branch <= 1;
            pcsource <= 2'b01;</pre>
         end
      JEX:
         begin
            pcwrite <= 1;</pre>
            pcsource <= 2'b10;</pre>
         end
      ADDIWR:
         begin
            regdst <= 1;
            iord <= 1;
         end
      endcase
     end
 assign pcen = pcwrite | (branch & zero); //pc enable
endmodule
```

### Datapath

```
// Datapath, including register file, ALU, muxes, and other registers
module datapath #(parameter WIDTH = 8, REGBITS = 3)
                 (input
                                     clk, reset,
              input
                                   const gnd,
                  input [WIDTH-1:0] memdata,
                  input
                                     alusrca, memtoreg, iord,
                                     pcen, regwrite, regdst,
                  input
                  input [1:0]
                                     pcsource, alusrcb,
                  input [3:0]
                                     irwrite,
                  input [2:0]
                                     alucont,
                  output
                                     zero,
                  output [31:0]
                                     instr,
                  output [WIDTH-1:0] adr, writedata);
   wire [REGBITS-1:0] ra1, ra2, wa;
   wire [WIDTH-1:0] pc, nextpc, md, rd1, rd2, wd, a, src1, src2, aluresult, aluout, constx4;
   // shift left constant field by 2
   assign constx4 = {instr[WIDTH-3:0], {2{const gnd}}};
   // register file address fields
   assign ra1 = instr[REGBITS+20:21];
```

```
assign ra2 = instr[REGBITS+15:16];
  mux2
              #(REGBITS) regmux(instr[REGBITS+15:16], instr[REGBITS+10:11], regdst, wa);
  // load instruction into four 8-bit registers over four cycles
  dffen
              #(8)
                       ir0(clk, irwrite[3], memdata[7:0], instr[7:0]);
              #(8)
                       ir1(clk, irwrite[2], memdata[7:0], instr[15:8]);
  dffen
  dffen
              #(8)
                       ir2(clk, irwrite[1], memdata[7:0], instr[23:16]);
  dffen
              #(8)
                       ir3(clk, irwrite[0], memdata[7:0], instr[31:24]);
  // datapath
  dffenr
              #(WIDTH) pcreg(clk, reset, pcen, nextpc, pc);
  dff
              #(WIDTH) mdr(clk, memdata, md);
  dff
              #(WIDTH) areg(clk, rdl, a);
  dff
              #(WIDTH) wrd(clk, rd2, writedata);
  dff
              #(WIDTH) res(clk, aluresult, aluout);
  mux2
              #(WIDTH) adrmux(pc, aluout, iord, adr);
  mux2
              #(WIDTH) src1mux(pc, a, alusrca, src1);
              #(WIDTH) src2mux(writedata, {{7{const gnd}}}, {~{const gnd}}}, instr[WIDTH-1:0], constx4,
  mux4
alusrcb, src2);
              #(WIDTH) pcmux(aluresult, aluout, constx4, {8{const gnd}}, pcsource, nextpc);
  mux4
  mux2
              #(WIDTH) wdmux(aluout, md, memtoreg, wd);
              #(WIDTH, REGBITS) rf(clk, reqwrite, ra1, ra2, wa, wd, rd1, rd2);
  regfile
  alu
              #(WIDTH) alunit(src1, src2, alucont, aluresult);
```

```
zerodetect #(WIDTH) zd(aluresult, zero);
endmodule
module alu #(parameter WIDTH = 8)
            (input
                       [WIDTH-1:0] a, b,
            input
                       [2:0]
                                   alucont,
             output reg [WIDTH-1:0] result);
   wire
            [WIDTH-1:0] b2, sum, slt;
   assign b2 = alucont[2] ? ~b:b;
   assign sum = a + b2 + alucont[2];
  // slt should be 1 if most significant bit of sum is 1
   assign slt = sum[WIDTH-1];
   always@(*)
     case(alucont[1:0])
         2'b00: result <= a & b;
         2'b01: result <= a | b;
         2'b10: result <= sum;
         2'b11: result <= slt;
      endcase
endmodule
```

```
//call other modules
module regfile #(parameter WIDTH = 8, REGBITS = 3)
                (input
                                    clk,
                input
                                    regwrite,
                input [REGBITS-1:0] ral, ra2, wa,
                input [WIDTH-1:0] wd,
                output [WIDTH-1:0] rd1, rd2);
   reg [WIDTH-1:0] RAM [(1<<REGBITS)-1:0];
   always @(posedge clk)
     if (regwrite) RAM[wa] <= wd;</pre>
   assign rd1 = ra1 ? RAM[ra1] : 0;
   assign rd2 = ra2 ? RAM[ra2] : 0;
endmodule
module zerodetect #(parameter WIDTH = 8)
                  (input [WIDTH-1:0] a,
                   output
                              у);
   assign y = (a==0);
endmodule
```

```
module dff #(parameter WIDTH = 8)
            (input
                                 clk,
            input [WIDTH-1:0] d,
            output reg [WIDTH-1:0] q);
  always @(posedge clk)
     q <= d;
endmodule
module dffen #(parameter WIDTH = 8)
                       clk, en,
             (input
              input [WIDTH-1:0] d,
              output reg [WIDTH-1:0] q);
  always @(posedge clk)
     if (en) q <= d;
endmodule
module dffenr #(parameter WIDTH = 8)
              (input
                         clk, reset, en,
               input
                        [WIDTH-1:0] d,
               output reg [WIDTH-1:0] q);
```

```
always @(posedge clk)
     if (reset) q <= 0;
     else if (en) q \le d;
endmodule
module mux2 #(parameter WIDTH = 8)
            (input [WIDTH-1:0] d0, d1,
            input s,
            output [WIDTH-1:0] y);
  assign y = s ? d1 : d0;
endmodule
module mux4 #(parameter WIDTH = 8)
            (input
                     [WIDTH-1:0] d0, d1, d2, d3,
            input [1:0] s,
            output reg [WIDTH-1:0] y);
  always @(*)
     case(s)
       2'b00: y <= d0;
        2'b01: y <= d1;
```

2'b10: y <= d2; 2'b11: y <= d3; endcase

endmodule

### **ALU**

```
`timescale 1ns/10ps
module alu (result, a, b, alucont) ;
   input [7:0] a, b;
   input [2:0] alucont;
   output [7:0] result ;
         [7:0] result ;
   reg
   wire [7:0] b2, sum, slt;
   assign b2 = alucont[2] ? ~b:b ;
   assign sum = a + b2 + alucont[2];
   \ensuremath{//} slt should be 1 if most significant bit of sum is 1
   assign slt = sum[7];
   always@(*)
     case(alucont[1:0])
         2'b00: result <= a & b;
         2'b01: result <= a | b;
         2'b10: result <= sum ;
         2'b11: result <= slt;
      endcase
```

endmodule

### **ALU Control**

```
module alucontrol( alucont, aluop, funct );
// decodes 'funct' field from the assembly instruction, determines the type of instruction it is: R, I, J
// creates 3-bit control line (alucont) for the ALU
   input [1:0] aluop ;
   input [5:0] funct ;
   output [2:0] alucont;
   req
        [2:0] alucont ;
   always @(*)
      case(aluop)
         2'b00: alucont <= 3'b010; // add for lb/sb
         2'b01: alucont <= 3'b110; // sub (for beq)
         default: case(funct)
                                   // R-Type instructions
                     6'b100000: alucont <= 3'b010; // add (for add)
                     6'b100010: alucont <= 3'b110; // subtract (for sub)
                     6'b100100: alucont <= 3'b000; // logical and (for and)
                     6'b100101: alucont <= 3'b001; // logical or (for or)
                     6'b101010: alucont <= 3'b111; // set on less (for slt)
                     default: alucont <= 3'b101; // should never happen</pre>
                 endcase
      endcase
```

endmodule

### **MIPS Memory**

```
module mips_mem #(parameter WIDTH = 8, REGBITS = 3)(clk, reset, const_gnd);
  input clk, reset,const_gnd;

wire    memread, memwrite;
  wire    [WIDTH-1:0] adr, writedata;
  wire    [WIDTH-1:0] memdata;

// instantiate the mips processor
  ram memory (.memdata(memdata), .memwrite(memwrite), .adr(adr), .writedata(writedata), .clk(clk));
  mips cpu(.clk(clk), .reset(reset), .const_gnd(const_gnd), .memdata(memdata), .memread(memread),
.memwrite(memwrite), .adr(adr), .writedata(writedata));
```

endmodule

### **External Memory**

```
//connects the memory to the provided testing data
module exmem #(parameter WIDTH = 8, RAM ADDR BITS = 8)
   (input clk, en, memwrite,
    input [7:0] adr,
    input [7:0] writedata,
    output reg [7:0] memdata
    );
      integer i;
   reg [7:0] mips_ram [0:256];
 initial
      begin
      for(i=0; i<256; i=i+1)
      begin
            mips_ram[i]=8'b0;
            end
      $display("memory scrubbed");
      $readmemh("fib.dat", mips_ram); //hex
     $readmemb("fib.dat", mips_ram); //binary
      $display ("File loaded.");
      end
```

```
Reg File
```

```
`timescale 1ns/10ps
module regfile (rd1, rd2, clk, regwrite, ra1, ra2, wa, wd) ;
// defines register operation for read and write operations
   input
               clk;
               regwrite; // signal to command regfile to 'write' to a reg
   input
   input [2:0] ra1;
                           // 3-bit address of $s0 --> $s7 (source reg: RS)
   input [2:0] ra2;
                           // 3-bit address of $s0 --> $s7 (source reg: RT)
   input [2:0] wa ;
                           // 3-bit address of $s0 --> $s7 (destin reg: RD)
   input [7:0] wd ;
                          // 8-bit data to write to RD
   output [7:0] rd1, rd2; // 8-bit data to read from RS and RT
   // 2-dimensional register (8x8) -- holds actual registers $s0 through $s7
   reg [7:0] REGS [7:0];
   // WRITE
   always @(posedge clk)
     if (regwrite) REGS[wa] <= wd;
```

endmodule

### IV. Synthesis

For the synthesis of the CPU the team utilized Synopsis Design Vision and two synthesis scripts provided to the students in the labs. The students followed the lab 5 manual which had the students first run the dc\_syn.tcl (Appendix A) script that was adapted for the MIPS CPU project. This first allowed the HDL code to be synthesized into osu5\_stdcells so the Verilog code be realized as logic gates down to the transistor level. Next the dc\_test.tcl (Appendix A) script was run to have DFT incorporated into the design. This was incorporated by replacing the standard D Flip Flops with scan cell D Flip Flop's. This added two new pins to the design, test\_si and test\_se which allows TetraMax to utilize these pins when performing ATPG testing on the design. The resulting design was optimized for area and not for area, with the following clock parameters: clock network latency of 0.3 ns, 2.0 ns delay from clock to valid inputs, 1.65 ns delay from clock to valid output, setting max fanout load for input pins, set default strobe time in a test cycle for output ports to 40, and setting the default length of a test vector cycle to 100.

Fortunately, the team did not run into too many errors during synthesis. The only issue that occurred was when first completing the DFT insertion by hand and not using the dc\_test.tcl script, the team forgot to write the command to create the mip\_scan.sdc file that was later used in the place and route of the CPU. The fix was to run the dc\_test.tcl script for the MIPS CPU Verilog file which automatically generated the .sdc file and got the project back on track.

# Pre DFT-Synthesis Schematic Design Vision - TopLevel.1 (mips) - [Schematic.1] File Edit View Select Highlight List Hierarchy Design Attributes Schematic Imming Test Power AnalyzeRTL Window Help Mips M

TinyMIPS CPU Pre DFT Synthesis


Design mips

Log History


design\_vision>


Click objects or drag a box to select (Hold Ctrl to add, Shift to remove)


# Post-DFT Synthesis Schematic




TinyMIPS Schematic Post-DFT Synthesis







Controller Post-DFT Synthesis



Datapath Pos- DFT Synthesis



Single Flip Flop Post-DFT Synthesis

# Synthesis Reports

Throughout the synthesis process, many reports were created at each step to give the user the desired values and information of the resultant synthesized circuit. After scan cell insertion the total area of the MIPS CPU is 362,835.00  $\mu m^2$ , a total dynamic power of 1.9390 mW, cell leakage power of 85.2062 nW, and a data arrival time of 0.37. All synthesis reports in are Appendix B and all the synthesized code is in Appendix C.

# V. Testing

### **Functional Testing**


Throughout the HDL design process multiple test benches were created and verified to ensure that each portion of the CPU worked properly to minimize errors when compiling everything into the final CPU. For the controller test bench, shown below, the team used a clock with a 10ns period and calculated how long it would take to go through every state, and changed the operation code to ensure that the controller runs through all the necessary states with the correct outputs. Also, the reset function on the controller was tested. For the Datapath testbench, shown below, the test bench loads a test code into the input of the Datapath. Then the output is checked with what the expected output and if it matches then the Datapath was coded correctly. The Datapath test bench allowed the team to find an error with naming of the ir flip-flops. The final test bench that the team utilized is the CPU test bench, shown below. In the CPU test bench, the team loaded the ram.dat file with the correct instructions to run the Fibonacci sequence and then connected the ram.v file to the mips.v file to get a complete working system. The CPU test bench outputted the states and results, the team was able to see the waveform and then see the final output of the test bench to be decimal value 3 which would be at the memory address 255. This output confirmed that the team coded the TinyMIPS CPU correctly and continue with the project following the ASIC Design flow.

```
CPU Test Bench
```

```
// top level testing
module top_tb #(parameter WIDTH = 8, REGBITS = 3)();
   parameter FINISHTIME = 20000;
   parameter CLKPERIOD = 20;
   parameter const gnd = 1'b0;
   reg clk = 0;
   reg reset = 1;
   // testing mips memory module
   mips mem2 #(WIDTH,REGBITS) dut(.clk(clk), .reset(reset), .const gnd(const gnd));
   // initialize
   initial
      begin
         reset <= 1;
         #(4*CLKPERIOD) reset <= 0;</pre>
         #FINISHTIME
       $display("Finishing Simulation due to simulation constraint.");
      $finish;
      end
   always #CLKPERIOD clk <= ~clk;
                                    // clock gen
   // test Fibonacci Simulation
   always@(negedge clk)
```

```
begin
   if(dut.memwrite)
      if(dut.adr == 8'hFF & dut.writedata == 8'hOD)
      begin
               $display("Fibonacci Simulation was successful!!!");
                 #(4*CLKPERIOD)
             $display("Ending Simulation.");
               $finish;
      end
      else
          begin
               $display("Fibonacci Simulation has failed...");
               $display("Data at address FF should be 0D");
           #(4*CLKPERIOD)
             $display("Ending Simulation.");
               $finish;
          end
end
initial
begin
      $shm_open("top_tb.db");
      $shm_probe(top_tb,"AS");
end
```

#### endmodule



Output of CPU Test Bench

```
Controller Test Bench
`timescale 1ns/10ps
module controller_tb();
// Verifies proper controller functionality
reg [5:0]
                 op;
            reset, clk;
reg
wire
            alusrca;
wire [1:0]
                alusrcb;
                             // ALUSrcB
wire [1:0]
               aluop; // ALUOp
wire
               branch; // Branch
wire
                iord; // IorD
wire [3:0]
                irwrite;
                             // irwrite [0] = IRWrite0, irwrite[1] = IRWrite1, etc.
wire
               memread;
                             // MemRead
                             // MemWrite
wire
               memwrite;
wire
                             // MemtoReg
               memtoreg;
wire
               pcwrite;
                             // PCWrite
wire [1:0]
                             // PCSrc
               pcsource;
wire
                regwrite;
                             // RegWrite
wire
             regdst; // RegDst
wire [3:0] state;
```

// OPCODES

```
parameter
              LB
                      = 6'b100000;
                                        // load byte
parameter
              SB
                      = 6'b101000; // store byte
parameter
              RTYPE = 6'b0; // Regsiter type instuction
                      = 6'b000100; // Branch if Equal instruction i-type
parameter
              BEQ
                      = 6'b000010; // Jump
parameter
parameter ADDI = 6'b001000; // addi op
controller cont(.clk(clk), .reset(reset), .op(op), .zero(zero), .memread(memread),
.memwrite (memwrite), .alusrca (alusrca), .memtoreg (memtoreg), .iord (iord), .pcen (pcen), .regwrite (regwrite),
.regdst(regdst),.pcsource(pcsource), .alusrcb(alusrcb), .aluop(aluop), .irwrite(irwrite));
//test each state of FSM changing the op code
initial
    begin
    op <= LB;
    reset <= 0;
    $monitor("op: %6b, state: %d", op, state-1);
    #90
    op <= SB;
    #80
    op <= RTYPE;
    #80
    op <= BEQ;
    #70
```

```
op <= J;
    #70
   op <= ADDI;
    #90
    reset <= 1;
    #30
    reset <= 0;
    #40
    $finish;
    end
initial
    begin
    clk=1'b0;
    end
always #5
    begin
    clk=~clk;
   if (clk) $display("posedge clk");
    end
initial
begin
   // Open a db file for saving simulation data
```

```
$shm_open ("controller_tb.db");

// Collect all signals (hierarchically) from the module "controller_tb"
$shm_probe (controller_tb,"AS");
end
endmodule
```

### Datapath Test Bench

```
`timescale 1ns/10ps
module test #(parameter WIDTH = 8, REGBITS = 3);
// Verifies proper data flow in datapath
   parameter CLK H = 20;
                          // half clock period
                          // full clock period
   parameter CLK P = 40;
   // INPUTS (13)
       [2:0] alucontrol; // control signal for ALU
                         ; // control signal for 2:1 mux for ALU's srca input
   req
              alusrca
       [1:0] alusrcb
                         ; // control signal for 4:1 mux for ALU's srcb input
                         ; // control signal for 2:1 mux from Program counter
              iord
   reg
       [3:0] irwrite
                        ; // control signal for the 4 DFF's holding the instruction
       [7:0] memdata
                         ; // 8-bit line coming from memory's RD line
                       ; // control signal for the 2:1 mux for memory's WD line
              memtoreg
   reg
                         ; // control signal for PC's DFF
              pcen
   reg
              regdst
                         ; // control signal for 2:1 mux for memory's WA line
   reg
                        ; // control signal for regfile
              regwrite
   reg
       [1:0] pcsource ; // control signal for 4:1 mux leading to PC register
              clk, reset ;
   reg
   // OUTPUTS (4)
   wire [ 7:0] adr
                         ; // output coming from 2:1 mux from program counter
```

```
wire [31:0] instr
                        ; // output coming from all 4 DFF's holding the instruction
   wire [ 7:0] writedata ; // output leading to WD line on memory
   wire
                          ; // output coming from zero detect module
               zero
assign const gnd=1'b0;
              #(WIDTH, REGBITS) dp(.clk(clk), .reset(reset), .const gnd(const gnd), .memdata(memdata),
.alusrca(alusrca), .memtoreq(memtoreq), .iord(iord), .pcen(pcen), .reqwrite(reqwrite), .reqdst(reqdst),
.pcsource(pcsource), .alusrcb(alusrcb), .irwrite(irwrite), .alucont(alucont), .zero(zero), .instr(instr),
.adr(adr), .writedata(writedata));
  initial begin
      $monitor ("CLK= %b, instruction= %b", clk, instr );
     clk \le 0; reset \le 0; alucontrol \le 3'b0; alusrca \le 0; alusrcb \le 2'b0; iord \le 0; irwrite \le 0
4'b0;
     memtoreg <=0 ; pcen <=0 ; regdst <=0 ; regwrite <=0 ; pcsource <=2'b0 ; memdata<=8'b0 ;</pre>
      #CLK P $display ("reset now clocked in" );
      reset <= 1 ;
     // add $s1 $s2 $s3: 0000 0000 0100 0011 0000 1000 0010 0000
     // send in first byte of instruction:
```

```
irwrite <= 4'b0001;
      memdata <= 8'b00000000;
      // send in 2nd byte of instruction:
      #CLK P irwrite <=4'b0010 ;</pre>
      memdata <= 8'b01000011;
      // send in 3rd byte of instruction:
      #CLK P irwrite <=4'b0100 ;</pre>
      memdata <= 8'b00001000;
      // send in 4th byte of instruction:
      #CLK P irwrite <=4'b1000 ;</pre>
      memdata <= 8'b00100000;
#CLK P if (instr=={8'b000000000,8'b01000011,8'b00001000,8'b00100000})
   $display("INSTRUCTION load succeed.");
else $display("INSTRUCTION load fail.");
         alusrca <=0;
        alusrcb <=2'b11;</pre>
        iord <=0;
        irwrite <=4'b0000;
        memtoreg<=0;</pre>
```

```
pcen <=0;
pcsource<=2'b00;</pre>
regwrite<=0;
regdst <=0;
#CLK_P
 alucontrol<=3'b010;
 alusrca <=1;
alusrcb <=2'b00;
iord <=0;
irwrite <=4'b0000;
memtoreg<=0;
pcen <=0;
pcsource<=2'b00;</pre>
regwrite<=0;
regdst <=0;
#CLK_P
 alucontrol<=3'b000;
alusrca <=0;
alusrcb <=2'b00;
iord <=0;
irwrite <=4'b0000;
memtoreg<=0;</pre>
```

```
pcen <=0;
     pcsource<=2'b00;</pre>
     regwrite<=1;
     regdst <=1;
   #CLK_P $finish ;
end
always
  #CLK_H clk = ~clk;
initial begin
   $shm_open("datapath.db");
   $shm_probe(test, "AS");
   $shm_save;
end
```

endmodule

```
RAM Verilog File
```

```
module ram (memdata, memwrite, adr, writedata, clk);
// ram file given in lab
   output [7:0] memdata ;
   input
               memwrite ;
   input [7:0] adr
   input [7:0] writedata;
   input
                clk
          [7:0] memdata ;
   reg
          [7:0] mips ram [0:255]; // actual memory 2D array
   integer i, k ;
   \ensuremath{//} The following $readmemh statement initializes the RAM contents
   // via an external file (use $readmemb for binary data). The ram.dat
   // file is a list of bytes, one per line, starting at address 0.
   initial begin
     // reset's memory upon startup
      for(i=0; i<256; i=i+1)
            mips ram[i]=8'b0;
```

```
$display("RAM: Memory initialized to 0");
      // loads contents of memory from a file called: ram.dat
      $readmemb("ram2.dat", mips ram);
                                       // if ram.dat is binary
      //$readmemh("ram2.dat", mips ram); // if ram.dat is hex
      $display ("RAM: External Memory File: ram.dat loaded into RAM.");
     // displays contents of memory after file load
      $display("RAM: Contents of Mem after reading data file:");
     for (k=0; k<256; k=k+1)
           $display("%d:%b",k,mips ram[k]);
  end
  // The behavioral description of the RAM - note clocked behavior
  always @(negedge clk) begin
        if (memwrite) begin
                               // must be a write
           mips ram[adr] = writedata;
         $writememb("ramsyn.after.dat", mips ram) ; //write out contents of ram to file
      end
        memdata <= mips ram[adr]; // must be a read</pre>
  end
endmodule
```

### **RAM Data**

```
// -----
// BINARY INSTRUCTION:
                              MEM. ADR:
                                           INSTR:
00100000 00000011 00000000 00001000 // 0->3 addi $3, $0, 8
00100000 00000100 00000000 00000001 // 4->7 addi $s4,$s0,1
00100000 00000101 11111111 11111111 // 8->11 addi $s5,$s0,-1
00010000 01100000 00000000 00000100 // 12->15
                                            Loop: Beq $s3,$s0, Exit
00000000 10000101 00100000 00100000 // 16->19
                                            add $s4, $s4, $s5
00000000 10000101 00101000 00100010 // 20->23
                                            sub $s5, $s4, $s5
00100000 01100011 11111111 11111111 // 24->27
                                            addi $s3,$s3,-1
00001000 00000000 00000000 00000011 // 28->31
                                            J Loop
10100000 00000100 00000000 111111111 // 32->3
                                            Exit:Sb $s4,255($s0)
```


```
int fib(void)
{
int n=8;
int f1 = 1;
int f2 = -1;
    while (n != 0)
    {
    f1=f1+f2;
    f2=f1-f2;
    n=n-1;
    }
return f1;
}
```

RAM.dat (Fibonacci Sequence) in C

### **DFT**

The team used the full scan automatic test pattern generation (ATPG) design for test (DFT) strategy for the project. This involves using the tool Tetramax which runs through the synthesized, scan-cell inserted MIPS CPU design and then develops numerous input patterns, known as test vectors, to recognize locations where potential faults in the design could arise. This process was done for specifically stuck-at faults to see if a gate input is stuck at a value of either 0 or 1. The team performed ATPG for the MIPS CPU using the tmax\_atpg.tcl script (Appendix D) then the test vectors are outputted to a Verilog test bench (image shown below) and into a data file (Appendix E). After the tmax\_atpg.tcl script ran, the program created 271 test vectors, one of the test vectors used is called pattern 267 which is shown below. The way test vector works is that it inputs the Proc load\_unload value and then compares the allclock\_launch value to the allclock\_capture value and if they are different, it shows that there could be a potential fault at the certain position that the program is checking.

If the chip was fabricated, there are two different processes that one could use to verify the functionality of a chip. One way for a small one-off chip, would be using a probe station to see if the output of a test input from one of the test vectors matches the desired output. This result would verify if the chip is functioning correctly or not. Another option that is used in large manufacturing would be an ATE (Automatic Test Equipment) machine that is preloaded with the ATPG data created from a program like Tetramax and automatically compare the outputs of the test inputs to verify the proper functionality of the chip. The ATE machines are much more accurate than doing by hand using a probe station but are extremely expensive, therefore they are only practical for industrial use.




Successful Screen Output of DFT Testbench

Test Vector Pattern #267 from ATPG

# VI. Layout

### P&R

One of the final steps of the ASIC design flow is the place and route of the synthesized design. To do this, the team used the Innovus Digital Implementation System from Cadence. Following the steps in lab 7, the team was able to successfully place and route the MIPS layout. The floorplan was set at the automatically generated value generated for our design. Gnd and vdd 'rings' were used around the outside of the design with vertical and horizontal power rails. The default settings were mostly used during the process. The picture below shows our MIPS chip after P&R



### **CCAR**

The final step in the layout process was to take the layout that team created in Innovus, and now connect it to the pad frame. This was done using the Cadence Chip Assembly Router (CCAR). This made it much faster to connect our many inputs from the main module to the outer pad frame, compared to doing it by hand like it ECE 4140.

One of the first step was to set up the pad frame being used (Frame1\_38: 1 Tiny Chip unit frame, 900x900 microns interior area), we were able to use the smallest size without any problems. Each pad was adjusted to reflect the input or output needed and pins were added on both sides. These additional internal signals are shown in the table below and are necessary to connect the pad frame to the appropriate MIPS pins during the CCAR process.






Table mapping PAD frame pads to processor I/O


MIPS		MIPS Pad Frame Internal Signals	
Input	Output	Input Pad	Output Pad
clk	memread	Clk_i	Memread_i
reset	Memwrite	Reset_i	Memwrite_i
Const_gnd	Adr<7:0>	Const_gnd_i	Adr_i<7:0>
Memdata<7:0>	Writedata<7:0>	Memdata_i<7:0>	Writedata_i<7:0>
Test_si	Test_so	Test_si_i	Test_so_i
Test_se		Test_se_i	

A schematic view for both the MIPS module and the pad frame were made and the signals were wired together, making sure to connect the internal signals correctly.







Generated Schematic of the Connected Modules



This screenshot from the CCAR window shows all the connections that need to be completed during the autoroute. The power and ground lines were done manually, making sure to use the appropriate metal width. Then after executing the do.do file (Appendix F) and setting the rules, we ran the autorouter.



The autoroute results are shown here. The process was executed quickly and made all the correct connections as set up in the beginning.



This view helps visualize the connections that were routed during the process.

### DRC/LVS

\*\*\*\*\*\*\* Summary of rule violations for cell "mips layout" \*\*\*\*\*\*\*\*
Total errors found: 0

DRC passed successfully on all the different modules.



However, we encountered challenges with the LVS and was unable to run the check.

### VII. Enhancements

Due to time constraints from completing the base project and other final assignments, the team was not able to implement any enhancements to the tiny MIPS CPU.

# VIII. Problems/Debugging

As all projects go, the team ran into a few issues finalizing the CPU and the steps leading to the final product. Initially the team ran into some compiling errors with the Verilog code but that was an easy fix because most of it was just syntax errors or typos. The next issue occurred when running the MIPS CPU Verilog test bench and the output was incorrect. So, the team went back and re-tested the major components of the CPU to find that the Datapath had an issue with how the ir flip flops with labeled. Once that issue was resolved the MIPS CPU Verilog test bench outputted the correct simulation. Now that the Verilog issues have been resolved, the next issue arose when manually inserting the scan cells into the D Flip Flops. When manually inserting the scan cells, the team forgot to run the command that writes the mip\_scan.sdc file so once the team recognized the issue, they ran the dc\_test.tcl script (Appendix A) and tmax\_atpg.tcl script (Appendix D).

The team was very fortunate to have a smooth process with the HDL, synthesis, and DFT processes of the ASIC design flow, the same cannot be said about the place and route step. The first issue arose when the team attempted to use the default view file from lab 7 without changing the contents to align with the final project, once the team recognized this the quick change was made and no problems arose until place the layout into the pad frame. The biggest issue that arose when placing the layout in the padframe was getting the software to recognize the connections that needed to be made during the CCAR process. At first, the cells for the pad frame and MIPS were in different libraries and this caused CCAR to be unable to match the pins and create the connections. The files were all copied to a single whole chip library which was used a single location for all the files used for the creation of the overall layout. Once this was done, the CCAR process was restarted, and the team was immediately able to see the white lines on the display representing the remaining connections needed. Finally, the autorouter generated these connections and provided us with the final chip.

**Commented [NP1]:** Jaret, can you finish this paragraph with the issues you had with the pad frame

Commented [JW2R1]: Got it

## IX. Conclusions

### Final Stats:

• Pin count: 29

Power draw: 1.9390 mWTotal Area: 304,542 umProcessor Speed: 2.7 MHz

Note that the final number of transistors was not included to do the team being unable to get an LVS report of the design.

Overall, this was a successful project that allowed the team to apply knowledge of the full ASIC design flow practiced in lab and the testing procedures learned in lecture, which is an experience that one cannot find in the field anymore. The team put a lot of work in this project and were able to produce a working Tiny MIPS CPU that met the project specifications. This work can be directly applied to real world work in the field and was a very valuable experience for both members of the team.

With more time the team would have implemented an enhancement to improve and streamline the Tiny MIPS CPU. This would have allowed the team to have a more unique but difficult project that they could have marketed to employers and stand out a little more from the rest of the class who did not do an enhancement. Also if GW IT was able to fix the issue with the scan cell D Flip Flops library, the team would be able to have the LVS and have a full transistor count.

# Appendix A

Synthesis scripts

```
Dc_syn.tcl
*************************
#### Design Compiler Script for ECE 128
#### Performs Synthesis only to AMI .5 technology
#### author: wgibb
#### note: this is a TCL script
#### modified from work done by tjf and eb
*************************
# ITEMS YOU WILL NEED TO SET FOR EACH DESIGN
# 1) myFiles - LIST OF YOUR FILES TO SYNTHESIZE
# 2) basename - TOP LEVEL MODULE IN YOUR DESIGN
# 3) myClk - NAME OF YOUR CLOCK SIGNAL
# 4) virtual - USE A REAL CLOCK (SEQUENTIAL DESIGNS) OR A VIRTUAL
         CLOCK (COMBINATORIAL DESIGNS)
# 5) myPeriod - SETS THE CLOCK SPEED, THUS DEFINING THE SYNTHESIS SPEED GOAL
\# list of all HDL files in the design
set myFiles [list ./src/mips.v ./src/controller.v ./src/alucontrol.v ./src/datapath.v ];
```

```
set basename mips ;# Top-level module name
set myClk clk
                    ;# The name of your clock
set virtual 1
                      ;# 1 if virtual clock, 0 if real clock
set myPeriod ns 40
               ;# desired clock period (in ns) (sets speed goal)
# Some runtime options, change only if needed
                  ;# Name appended to output files
set runname syn
set exit dc 0
                 ;# 1 to exit DC after running, 0 to keep DC running
# set the target library
set target library [list osu05 stdcells.db] ;
# Control the writing of result files
set verbose 0
                  ;# 1 Write reports to screen, 0 do not write reports to screen
# Timing and loading information
```

```
set myInDelay ns 2.0 ;# delay from clock to inputs valid
set myOutDelay ns 1.65
                             ; # delay from clock to output valid
set myInputBuf INVX1
                         ; # name of cell driving the inputs
set myLoadLibrary [file rootname $target library] ;# name of library the cell comes from
set myLoadPin A
                        ;# name of pin that the outputs drive
set myMaxFanout 1 ;# max fanout load for input pins
set myOutputLoad 0.1 ;# output pin loading
###############
# compiler switches...
#################
set optimizeArea 1
                           ;# 1 for area, 0 for speed
set useUltra 0
                              ;# 1 for compile ultra, 0 for compile
                                # mapEffort, useUngroup are for
                                # non-ultra compile...
                               ;# 0 if no flatten, 1 if flatten
set useUngroup 0
# Set some system-level things that RARELY change...
# synthetic library is set in .synopsys dc.setup to be
# the dw foundation library.
set link_library [concat [concat "*" $target_library] $synthetic_library]
```

```
set fileFormat verilog
          ;# verilog or VHDL
### YOU SHOULD NOT NEED TO CHANGE ANYTHING BELOW THIS LINE ###
#### read in, link to standard cells, and uniquify design ####
**************************
# remove any other designs from design compiler's memory
remove design -all
echo IMPORTING DESIGN
# analyzer & elaborate verilog source files
analyze -format $fileFormat -lib WORK $myFiles
```

```
elaborate $basename -lib WORK -update
# set design to 'highest' module level
current design $basename
# link to standard cell libraries and uniquify
link
uniquify
#### setup clock & all input/output constraints ####
echo SETTING CONSTRAINTS
# now you can create clocks for the design
# and set other constraints
if { $virtual == 0 } {
```

```
create clock -period $myPeriod ns $myClk
} else {
  create clock -period $myPeriod ns -name $myClk
set clock latency $myClkLatency ns $myClk
# set delays on all inputs & outputs with respect to the clock (in ns)
# set the input and output delay relative to myClk
if { $virtual == 0 } {
   set input delay $myInDelay ns -clock $myClk [all inputs]
} else {
   set input delay $myInDelay ns -clock $myClk [remove from collection [all inputs] $myClk]
set output delay $myOutDelay ns -clock $myClk [all outputs]
# Set the driving cell for all inputs except the clock
# The clock has infinite drive by default. This is usually
# what you want for synthesis because you will use other
# tools (like SOC Encounter) to build the clock tree
# (or define it by hand).
if { $virtual == 0 } {
```

```
set driving cell -library $myLoadLibrary -lib cell $myInputBuf [all inputs]
} else {
  set driving cell -library $myLoadLibrary -lib cell $myInputBuf [remove from collection [all inputs]
$myClk]
# set load/fanin/fanout for all inputs/outputs
set load $myOutputLoad [all outputs]
# check value of fanout
set max fanout $myMaxFanout [all inputs]
set fanout load 8 [all outputs]
echo DONE SETTING CONSTRAINTS
# This command will fix the problem of having
# assign statements left in your structural file.
# But, it will insert pairs of inverters for feedthroughs!
set fix multiple port nets -all -buffer constants
```

```
echo BEGIN COMPILING DESIGN
# optimize for area
if { $optimizeArea == 1} {
    set max area 0
# now compile the design with given mapping effort
# and do a second compile with incremental mapping
# or use the compile ultra meta-command
if {    $useUltra == 1 } {
  compile_ultra
} else {
  if { $useUngroup == 1 } {
    compile -ungroup_all -map_effort medium
 } else {
    compile -map_effort medium -exact_map
 }
}
```

```
check design
echo VIOLATIONS
report constraint -all violators
#### generate verilog code for synthesized module ###
#### sdc files, sdf files, design compiler project###
#### and write out reports
echo OUTPUT FILES AND REPORTS
set filebase [format "%s%s" [format "%s%s" $basename " "] $runname]
# structural (synthesized) file as verilog
set filename [format "%s%s%s" ./src/ $filebase ".v"]
redirect change names { change names -rules verilog -hierarchy -verbose }
write -format verilog -hierarchy -output $filename
# write out the sdf file for back-annotated verilog sim
# This file can be large!
```

```
set filename [format "%s%s%s" ./src/ $filebase ".sdf"]
write sdf -version 1.0 $filename
# this is the timing constraints file generated from the
# conditions above - used in the place and route program
set filename [format "%s%s%s" ./src/ $filebase ".sdc"]
write sdc $filename
# generate reports for user to view
if { $verbose == 1 } {
    report design
    report hierarchy
    report timing -path full -delay max -nworst 3 -significant digits 2 -sort by group
    report timing -path full -delay min -nworst 3 -significant digits 2 -sort by group
    report area
    report cell
    report net
    report port -v
```

```
report power -analysis effort low
}
# Design and Hierarchy reports
set filename [format "%s%s%s" ./reports/ $filebase ".design"]
redirect $filename { report design }
set filename [format "%s%s%s" ./reports/ $filebase ".design"]
redirect -append $filename { report hierarchy }
# Timing reports
set filename [format "%s%s%s" ./reports/ $filebase ".timing"]
redirect $filename { report timing -path full -delay max -nworst 5 -significant digits 2 -sort by group }
set filename [format "%s%s%s" ./reports/ $filebase ".timing"]
redirect -append $filename { report timing -path full -delay min -nworst 5 -significant_digits 2 -sort_by
group }
# Report cell and report area
set filename [format "%s%s%s" ./reports/ $filebase ".area"]
redirect $filename { report area }
set filename [format "%s%s%s" ./reports/ $filebase ".area"]
redirect -append $filename { report cell }
# Report port
```

```
set filename [format "%s%s%s" ./reports/ $filebase ".ports"]
redirect $filename { report port -v}
#report net
set filename [format "%s%s%s" ./reports/ $filebase ".net"]
redirect $filename { report net }
# report power
set filename [format "%s%s%s" ./reports/ $filebase ".pow"]
redirect $filename { report power -analysis effort low }
# quit dc
if { $exit dc == 1} {
    exit
}
Dc_test.tcl
*************************
#### Design Compiler Script for ECE 128
#### Performs Synthesis only to AMI .5 technology
#### author: wgibb
```

```
#### note: this is a TCL script
#### modified from work done by tjf and eb
# ITEMS YOU WILL NEED TO SET FOR EACH DESIGN
# 1) myFiles - LIST OF YOUR FILES TO SYNTHESIZE
# 2) basename - TOP LEVEL MODULE IN YOUR DESIGN
# 3) myClk - NAME OF YOUR CLOCK SIGNAL
# 4) virtual - USE A REAL CLOCK (SEQUENTIAL DESIGNS) OR A VIRTUAL
        CLOCK (COMBINATORIAL DESIGNS)
# 5) myPeriod - SETS THE CLOCK SPEED, THUS DEFINING THE SYNTHESIS SPEED GOAL
# list of all HDL files in the design
set myFiles [list ./src/mips.v ./src/controller.v ./src/alucontrol.v ./src/datapath.v];
set basename mips ;# Top-level module name
set myClk clk
                         ; # The name of your clock
set virtual 0
                           ;# 1 if virtual clock, 0 if real clock
set myPeriod ns 40
                        ;# desired clock period (in ns) (sets speed goal)
# Some runtime options, change only if needed
set runname syn
                ; # Name appended to output files
```

```
set exit dc 0 ;# 1 to exit DC after running, 0 to keep DC running
# set the target library
set target library [list osu05 stdcells.db];
# Control the printing of result files
set verbose 0
                      ;# 1 Write reports to screen, 0 do not write reports to screen
set verbose dft 0 ;# 1 Write reports to screen, 0 do not write reports to screen
# Timing and loading information
set myClkLatency ns 0.3 ; # clock network latency
                    ;# delay from clock to inputs valid
set myInDelay ns 2.0
set myOutDelay ns 1.65
                         ;# delay from clock to output valid
set myInputBuf INVX1
                      ; # name of cell driving the inputs
set myLoadLibrary [file rootname $target library] ;# name of library the cell comes from
                     ; # name of pin that the outputs drive
set myLoadPin A
set myMaxFanout 1 ;# max fanout load for input pins
set myOutputLoad 0.1 ;# output pin loading
```

```
#################
# compiler switches...
################
set optimizeArea 1
                       ;# 1 for area, 0 for speed
set useUltra 0
                             ;# 1 for compile_ultra, 0 for compile
                               # mapEffort, useUngroup are for
                               # non-ultra compile...
set useUngroup 0
                             ;# 0 if no flatten, 1 if flatten
# DFT Switches
; # name appended to output files
set dft runname scan
set scan library [list osu scan.db] ; # Library with scan chain cells
set scancell DFFPOSX1 SCAN ; # Name of ScanFF Cell
# Setup timing variables for dft drc command
set test default delay 0 \,; \# define time when values are applied to input ports
set test default bidir delay 0 ; # Defines the default switching time of bidirectional
                      # ports in a tester cycle.
set test default strobe 40 ; # default strobe time in a test cycle for output ports
```

```
# and bidirectional ports in output mode
set test default period 100  ; # Defines the default length of a test vector cycle
# Setup scan chain for insert dft
set test default scan style multiplexed flip flop;
# Defines the default scan style for the insert dft command.
# type "man test default scan style" for more information
# Set some system-level things that RARELY change...
# synthetic library is set in .synopsys dc.setup to be
# the dw foundation library.
set link library [concat [concat "*" $target library] $synthetic library]
set fileFormat verilog ;# verilog or VHDL
### YOU SHOULD NOT NEED TO CHANGE ANYTHING BELOW THIS LINE ###
```

***************************************
### read in, link to standard cells, and uniquify design $###$
***************************************
#######################################
# remove any other designs from design compiler's memory
#####################################
remove_design -all
echo IMPORTING DESIGN
#######################################
# analyzer & elaborate verilog source files
#######################################
analyze -format \$fileFormat -lib WORK \$myFiles
elaborate \$basename -lib WORK -update
#######################################
# set design to 'highest' module level
#######################################
current_design \$basename
#######################################

```
# link to standard cell libraries and uniquify
link
uniquify
#### setup clock & all input/output constraints ####
echo SETTING CONSTRAINTS
# now you can create clocks for the design
# and set other constraints
if { $virtual == 0 } {
  create clock -period $myPeriod ns $myClk
} else {
  create clock -period $myPeriod ns -name $myClk
set_clock_latency $myClkLatency_ns $myClk
\# set delays on all inputs & outputs with respect to the clock (in ns)
\# set the input and output delay relative to myClk
```

```
if { $virtual == 0 } {
   set input delay $myInDelay ns -clock $myClk [all inputs]
} else {
   set input delay $myInDelay ns -clock $myClk [remove from collection [all inputs] $myClk]
set output delay $myOutDelay ns -clock $myClk [all outputs]
# Set the driving cell for all inputs except the clock
# The clock has infinite drive by default. This is usually
# what you want for synthesis because you will use other
# tools (like SOC Encounter) to build the clock tree
# (or define it by hand).
if { $virtual == 0 } {
   set driving cell -library $myLoadLibrary -lib cell $myInputBuf [all inputs]
} else {
  set driving cell -library $myLoadLibrary -lib cell $myInputBuf [remove from collection [all inputs]
$myClk]
# set load/fanin/fanout for all inputs/outputs
```

```
set_load $myOutputLoad [all_outputs]
# check value of fanout
set_max_fanout $myMaxFanout [all_inputs]
set fanout load 8 [all outputs]
echo DONE SETTING CONSTRAINTS
# This command will fix the problem of having
# assign statements left in your structural file.
# But, it will insert pairs of inverters for feedthroughs!
set fix multiple port nets -all -buffer constants
echo BEGIN COMPILING DESIGN
# optimize for area
if { $optimizeArea == 1} {
    set max area 0
```

```
# now compile the design with given mapping effort
# and do a second compile with incremental mapping
# or use the compile ultra meta-command
if {    $useUltra == 1 } {
  compile ultra
} else {
  if { $useUngroup == 1 } {
    compile -ungroup all -map effort medium
 } else {
    compile -map_effort medium -exact_map
check design
echo VIOLATIONS
report_constraint -all_violators
#### generate verilog code for synthesized module ###
#### sdc files, sdf files, design compiler project###
#### and write out reports
                                   ###
```

```
echo OUTPUT FILES AND REPORTS
set filebase [format "%s%s" [format "%s%s" $basename " "] $runname]
# structural (synthesized) file as verilog
set filename [format "%s%s%s" ./src/ $filebase ".v"]
redirect change names { change names -rules verilog -hierarchy -verbose }
write -format verilog -hierarchy -output $filename
# write out the sdf file for back-annotated verilog sim
# This file can be large!
set filename [format "%s%s%s" ./src/ $filebase ".sdf"]
write sdf -version 1.0 $filename
# this is the timing constraints file generated from the
# conditions above - used in the place and route program
set filename [format "%s%s%s" ./src/ $filebase ".sdc"]
```

```
write_sdc $filename
# generate reports for user to view
if { $verbose == 1 } {
     report design
     report hierarchy
     report timing -path full -delay max -nworst 3 -significant digits 2 -sort by group
     report timing -path full -delay min -nworst 3 -significant digits 2 -sort by group
     report_area
     report cell
     report net
     report port -v
     report_power -analysis_effort low
}
# Design and Hierarchy reports
set filename [format "%s%s%s" ./reports/ $filebase ".design"]
redirect $filename { report design }
set filename [format "%s%s%s" ./reports/ $filebase ".design"]
redirect -append $filename { report hierarchy }
```

```
# Timing reports
set filename [format "%s%s%s" ./reports/ $filebase ".timing"]
redirect $filename { report timing -path full -delay max -nworst 5 -significant digits 2 -sort by group }
set filename [format "%s%s%s" ./reports/ $filebase ".timing"]
redirect -append $filename { report timing -path full -delay min -nworst 5 -significant digits 2 -sort by
group }
# Report cell and report area
set filename [format "%s%s%s" ./reports/ $filebase ".area"]
redirect $filename { report area }
set filename [format "%s%s%s" ./reports/ $filebase ".area"]
redirect -append $filename { report cell }
# Report port
set filename [format "%s%s%s" ./reports/ $filebase ".ports"]
redirect $filename { report port -v}
#report net
set filename [format "%s%s%s" ./reports/ $filebase ".net"]
redirect $filename { report net }
# report power
```

```
set filename [format "%s%s%s" ./reports/ $filebase ".pow"]
redirect $filename { report power -analysis effort low }
#### Insert Test Structures ###
# Update filebase
set filebase [format "%s%s" [format "%s%s" $basename " "] $dft runname]
# Update target library
set target library [list $target library $scan library]
# Set the scan cells to use in the design
#set_scan_register_type -type {DFFPOSX1_SCAN} ;
set scan register type -type ${scancell} ;
# Make sure to add a test out port
\verb|set_scan_configuration -create_dedicated_scan_out_ports | true|\\
# Infer clock and reset lines
create_test_protocol -infer_async -infer_clock
dft drc -verbose
# Replace flip flops with multiplexed flipflops
```

```
compile -scan
# Check for constraint violations
report constraint -all violators
### Building Scan Chains
# connects all scan-enabled ff's together into scan-chain
# note, it creates two new ports: test si & test se
insert dft
# set drive strength of the test ports to 2 (so it isn't assumed to be infinite)
set drive 2 test si
set_drive 2 test_se
# since you've already inserted scan-ff's, we don't want that to happen again,
# when we run insert dft
\verb|set_scan_configuration -replace false|\\
# run insert scan again to set drive-strength constraints
insert dft
```

```
# report any constraints that may have been violated by inserting the test
# structures
if { $verbose_dft == 1 } {
      report_constraint -all_violators
      dft drc -verbose -coverage estimate
      report scan path -view existing -chain all
      report cell
}
# report dft_drc
set filename [format "%s%s%s" ./reports/ $filebase ".violators"]
redirect $filename { report_constraint -all_violators }
# report dft drc
set filename [format "%s%s%s" ./reports/ $filebase ".dft drc"]
redirect $filename { dft drc -verbose -coverage estimate }
# report scan path
set filename [format "%s%s%s" ./reports/ $filebase ".scan path"]
redirect $filename { report scan path -view existing -chain all }
```

```
# report cells
set filename [format "%s%s%s" ./reports/ $filebase ".cell"]
redirect $filename { report cell }
# Write out protocol
set filename [format "%s%s%s" ./src/ $filebase ".spf"]
write test protocol -output $filename
# Write out scan chain design
set filename [format "%s%s%s" ./src/ $filebase ".v"]
redirect change names { change names -rules verilog -hierarchy -verbose }
write -format verilog -hierarchy -output $filename
# this is the timing constraints file generated from the
# conditions above - used in the place and route program
set filename [format "%s%s%s" ./src/ $filebase ".sdc"]
write sdc $filename
# quit dc
```

```
if { $exit_dc == 1} {
     exit
}
```

# **Appendix B**

Synthesis Reports

Mips\_scan.cell

\*\*\*\*\*\*\*\*\*\*

Report : constraint
 -all\_violators

Design : mips

Version: 0-2018.06-SP1

Date : Sat Apr 30 13:27:25 2022

\*\*\*\*\*\*\*\*

max\_area

	Required	Actual		
Design	Area	Area	Slack	
mips	0.00	362835.00	-362835.00	

(VIOLATED)

```
Mips_scan.dft_drc
In mode: Internal scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled
Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...
```

```
DRC Report
  Total violations: 0
Test Design rule checking did not find violations
  Sequential Cell Report
  0 out of 132 sequential cells have violations
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 132 cells are valid scan cells
         dp/areg/q_reg_7_
         dp/areg/q_reg_6_
         dp/areg/q_reg_5_
         dp/areg/q_reg_4_
         dp/areg/q_reg_3_
```

dp/areg/q_reg_2_
dp/areg/q_reg_1_
dp/areg/q_reg_0_
dp/ir0/q_reg_7_
dp/ir0/q_reg_6_
dp/ir0/q_reg_5_
dp/ir0/q_reg_4_
dp/ir0/q_reg_3_
dp/ir0/q_reg_2_
dp/ir0/q_reg_1_
dp/ir0/q_reg_0_
dp/ir1/q_reg_7_
dp/ir1/q_reg_6_
dp/ir1/q_reg_5_
dp/ir1/q_reg_4_
dp/ir1/q_reg_3_
dp/ir1/q_reg_2_
dp/ir1/q_reg_1_
dp/ir1/q_reg_0_
dp/ir2/q_reg_7_
dp/ir2/q_reg_6_
dp/ir2/q_reg_5_
dp/ir2/q_reg_4_

dp/ir2/q_reg_3_
dp/ir2/q_reg_2_
dp/ir2/q_reg_1_
dp/ir2/q_reg_0_
dp/ir3/q_reg_7_
dp/ir3/q_reg_6_
dp/ir3/q_reg_5_
dp/ir3/q_reg_4_
dp/ir3/q_reg_3_
dp/ir3/q_reg_2_
dp/ir3/q_reg_1_
dp/ir3/q_reg_0_
dp/mdr/q_reg_7_
dp/mdr/q_reg_6_
dp/mdr/q_reg_5_
dp/mdr/q_reg_4_
dp/mdr/q_reg_3_
dp/mdr/q_reg_2_
dp/mdr/q_reg_1_
dp/mdr/q_reg_0_
dp/pcreg/q_reg_7_
dp/pcreg/q_reg_6_
dp/pcreg/q_reg_5_

dp/pcreg/q\_reg\_4\_ dp/pcreg/q\_reg\_3\_ dp/pcreg/q\_reg\_2\_ dp/pcreg/q\_reg\_1\_ dp/pcreg/q\_reg\_0\_ dp/res/q\_reg\_7\_ dp/res/q\_reg\_6\_ dp/res/q\_reg\_5\_ dp/res/q\_reg\_4\_ dp/res/q\_reg\_3\_ dp/res/q\_reg\_2\_ dp/res/q\_reg\_1\_ dp/res/q\_reg\_0\_ dp/rf/RAM\_reg\_7\_\_7\_ dp/rf/RAM\_reg\_7\_\_6\_ dp/rf/RAM\_reg\_7\_\_5\_ dp/rf/RAM\_reg\_7\_\_4\_ dp/rf/RAM\_reg\_7\_\_3\_ dp/rf/RAM\_reg\_7\_\_2\_ dp/rf/RAM\_reg\_7\_\_1\_ dp/rf/RAM\_reg\_7\_\_0\_ dp/rf/RAM\_reg\_6\_\_7\_ dp/rf/RAM\_reg\_6\_\_6\_

- dp/rf/RAM\_reg\_6\_\_5\_ dp/rf/RAM\_reg\_6\_\_4\_ dp/rf/RAM\_reg\_6\_\_3\_ dp/rf/RAM\_reg\_6\_\_2\_ dp/rf/RAM\_reg\_6\_\_1\_ dp/rf/RAM\_reg\_6\_\_0\_ dp/rf/RAM\_reg\_5\_\_7\_ dp/rf/RAM\_reg\_5\_\_6\_ dp/rf/RAM\_reg\_5\_\_5\_ dp/rf/RAM\_reg\_5\_\_4\_ dp/rf/RAM\_reg\_5\_\_3\_ dp/rf/RAM\_reg\_5\_\_2\_ dp/rf/RAM\_reg\_5\_\_1\_ dp/rf/RAM\_reg\_5\_\_0\_ dp/rf/RAM\_reg\_4\_\_7\_ dp/rf/RAM\_reg\_4\_\_6\_ dp/rf/RAM\_reg\_4\_\_5\_ dp/rf/RAM\_reg\_4\_\_4\_ dp/rf/RAM\_reg\_4\_\_3\_ dp/rf/RAM\_reg\_4\_\_2\_ dp/rf/RAM\_reg\_4\_\_1\_ dp/rf/RAM\_reg\_4\_\_0\_ dp/rf/RAM\_reg\_3\_\_7\_
- Jaret Williams Nathan Pen

dp/rf/RAM\_reg\_3\_\_6\_ dp/rf/RAM\_reg\_3\_\_5\_ dp/rf/RAM\_reg\_3\_\_4\_ dp/rf/RAM\_reg\_3\_\_3\_ dp/rf/RAM\_reg\_3\_\_2\_ dp/rf/RAM\_reg\_3\_\_1\_ dp/rf/RAM\_reg\_3\_\_0\_ dp/rf/RAM\_reg\_2\_\_7\_ dp/rf/RAM\_reg\_2\_\_6\_ dp/rf/RAM\_reg\_2\_\_5\_ dp/rf/RAM\_reg\_2\_\_4\_ dp/rf/RAM\_reg\_2\_\_3\_ dp/rf/RAM\_reg\_2\_\_2\_ dp/rf/RAM\_reg\_2\_\_1\_ dp/rf/RAM\_reg\_2\_\_0\_ dp/rf/RAM\_reg\_1\_\_7\_ dp/rf/RAM\_reg\_1\_\_6\_ dp/rf/RAM\_reg\_1\_\_5\_ dp/rf/RAM\_reg\_1\_\_4\_ dp/rf/RAM\_reg\_1\_\_3\_ dp/rf/RAM\_reg\_1\_\_2\_ dp/rf/RAM\_reg\_1\_\_1\_ dp/rf/RAM\_reg\_1\_\_0\_

```
dp/wrd/q_reg_7_
        dp/wrd/q reg 6
        dp/wrd/q_reg_5_
        dp/wrd/q_reg_4_
        dp/wrd/q_reg_3_
        dp/wrd/q_reg_2_
        dp/wrd/q reg 1
        dp/wrd/q_reg_0_
        cont/state_reg_0_
        cont/state_reg_3_
        cont/state reg 2
        cont/state_reg_1_
....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
 Running test coverage estimation...
5930 faults were added to fault list.
ATPG performed for stuck fault model using internal pattern source.
#patterns #faults #ATPG faults test
                                                 process
           detect/active red/au/abort coverage CPU time
stored
Begin deterministic ATPG: #uncollapsed_faults=4964, abort_limit=10...
```

0	4178	786	0/0/2	86.68%	0.01
0	441	344	1/0/2	94.17%	0.01
0	206	137	2/0/2	97.68%	0.03
0	57	74	7/0/4	98.74%	0.03
0	66	4	10/0/4	99.93%	0.03
0	4	0	10/0/4	100.00%	0.03

# Pattern Summary Report

#internal patterns 0

### Uncollapsed Stuck Fault Summary Report

-----

fault class	code	#faults
Detected	DT	5891
Possibly detected	PT	0
Undetectable	UD	39
ATPG untestable	AU	0
Not detected	ND	0

total faults 5930

test coverage 100.00%

-----

Information: The test coverage above may be inferior than the real test coverage with customized protocol and test simulation library.

# Mips\_scan.scan\_path

\*\*\*\*\*\*\*\*

Report : Scan path

Design : mips

Version: 0-2018.06-SP1

Date : Sat Apr 30 13:27:43 2022

\*\*\*\*\*\*\*\*\*

\_\_\_\_\_

TEST MODE: Internal\_scan
VIEW : Existing DFT

\_\_\_\_\_\_

\_\_\_\_\_

AS SPECIFIED BY USER

Jaret Williams Nathan Pen 104

```
-----
```

-----

AS BUILT BY insert dft

\_\_\_\_\_\_

```
Scan_path Len ScanDataIn ScanDataOut ScanEnable MasterClock SlaveClock

I 1 132 test_si test_so test_se clk -
```

1

### Mips\_scan.violators

```
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
```

checking vector rules
checking clock rules
checking scan chain rules
checking scan compression rules
checking X-state rules
checking tristate rules
extracting scan details
DRC Report
Total violations: 0
Test Design rule checking did not find violations
Sequential Cell Report
0 out of 132 sequential cells have violations

\_\_\_\_\_

```
SEQUENTIAL CELLS WITHOUT VIOLATIONS
```

```
* 132 cells are valid scan cells
```

dp/areg/q\_reg\_7\_

dp/areg/q\_reg\_6\_

dp/areg/q\_reg\_5\_

dp/areg/q\_reg\_4\_

dp/areg/q\_reg\_3\_

dp/areg/q\_reg\_2\_

dp/areg/q\_reg\_1\_

dp/areg/q\_reg\_0\_

dp/ir0/q\_reg\_7\_

dp/ir0/q\_reg\_6\_

dp/ir0/q\_reg\_5\_

\* · · · · · - - - -

dp/ir0/q\_reg\_4\_

dp/ir0/q\_reg\_3\_

dp/ir0/q\_reg\_2\_

dp/ir0/q\_reg\_1\_

dp/ir0/q\_reg\_0\_

dp/ir1/q\_reg\_7\_

dp/ir1/q\_reg\_6\_

\_ \_ \_

dp/ir1/q\_reg\_5\_

dp/ir1/q\_reg\_4\_ dp/ir1/q\_reg\_3\_ dp/ir1/q\_reg\_2\_ dp/ir1/q\_reg\_1\_ dp/ir1/q\_reg\_0\_ dp/ir2/q\_reg\_7\_ dp/ir2/q\_reg\_6\_ dp/ir2/q\_reg\_5\_ dp/ir2/q\_reg\_4\_ dp/ir2/q\_reg\_3\_ dp/ir2/q\_reg\_2\_ dp/ir2/q\_reg\_1\_ dp/ir2/q\_reg\_0\_ dp/ir3/q\_reg\_7\_ dp/ir3/q\_reg\_6\_ dp/ir3/q\_reg\_5\_ dp/ir3/q\_reg\_4\_ dp/ir3/q\_reg\_3\_ dp/ir3/q\_reg\_2\_ dp/ir3/q\_reg\_1\_ dp/ir3/q\_reg\_0\_ dp/mdr/q\_reg\_7\_ dp/mdr/q\_reg\_6\_

```
dp/mdr/q_reg_5_
dp/mdr/q_reg_4_
dp/mdr/q_reg_3_
dp/mdr/q_reg_2_
dp/mdr/q_reg_1_
dp/mdr/q_reg_0_
dp/pcreg/q_reg_7_
dp/pcreg/q_reg_6_
dp/pcreg/q_reg_5_
dp/pcreg/q_reg_4_
dp/pcreg/q_reg_3_
dp/pcreg/q_reg_2_
dp/pcreg/q_reg_1_
dp/pcreg/q_reg_0_
dp/res/q_reg_7_
dp/res/q_reg_6_
dp/res/q_reg_5_
dp/res/q_reg_4_
dp/res/q_reg_3_
dp/res/q_reg_2_
dp/res/q_reg_1_
dp/res/q_reg_0_
dp/rf/RAM_reg_7__7_
```

dp/rf/RAM\_reg\_7\_\_6\_ dp/rf/RAM\_reg\_7\_\_5\_ dp/rf/RAM\_reg\_7\_\_4\_ dp/rf/RAM\_reg\_7\_\_3\_ dp/rf/RAM\_reg\_7\_\_2\_ dp/rf/RAM\_reg\_7\_\_1\_ dp/rf/RAM\_reg\_7\_\_0\_ dp/rf/RAM\_reg\_6\_\_7\_ dp/rf/RAM\_reg\_6\_\_6\_ dp/rf/RAM\_reg\_6\_\_5\_ dp/rf/RAM\_reg\_6\_\_4\_ dp/rf/RAM\_reg\_6\_\_3\_ dp/rf/RAM\_reg\_6\_\_2\_ dp/rf/RAM\_reg\_6\_\_1\_ dp/rf/RAM\_reg\_6\_\_0\_ dp/rf/RAM\_reg\_5\_\_7\_ dp/rf/RAM\_reg\_5\_\_6\_ dp/rf/RAM\_reg\_5\_\_5\_ dp/rf/RAM\_reg\_5\_\_4\_ dp/rf/RAM\_reg\_5\_\_3\_ dp/rf/RAM\_reg\_5\_\_2\_ dp/rf/RAM\_reg\_5\_\_1\_ dp/rf/RAM\_reg\_5\_\_0\_

- dp/rf/RAM\_reg\_4\_\_7\_ dp/rf/RAM\_reg\_4\_\_6\_ dp/rf/RAM\_reg\_4\_\_5\_ dp/rf/RAM\_reg\_4\_\_4\_ dp/rf/RAM\_reg\_4\_\_3\_ dp/rf/RAM\_reg\_4\_\_2\_ dp/rf/RAM\_reg\_4\_\_1\_ dp/rf/RAM\_reg\_4\_\_0\_ dp/rf/RAM\_reg\_3\_\_7\_ dp/rf/RAM\_reg\_3\_\_6\_ dp/rf/RAM\_reg\_3\_\_5\_ dp/rf/RAM\_reg\_3\_\_4\_ dp/rf/RAM\_reg\_3\_\_3\_ dp/rf/RAM\_reg\_3\_\_2\_ dp/rf/RAM\_reg\_3\_\_1\_ dp/rf/RAM\_reg\_3\_\_0\_ dp/rf/RAM\_reg\_2\_\_7\_ dp/rf/RAM\_reg\_2\_\_6\_ dp/rf/RAM\_reg\_2\_\_5\_ dp/rf/RAM\_reg\_2\_\_4\_ dp/rf/RAM\_reg\_2\_\_3\_ dp/rf/RAM\_reg\_2\_\_2\_ dp/rf/RAM\_reg\_2\_\_1\_
- Jaret Williams Nathan Pen

```
dp/rf/RAM_reg_2__0_
dp/rf/RAM_reg_1__7_
dp/rf/RAM_reg_1__6_
dp/rf/RAM_reg_1__5_
dp/rf/RAM_reg_1__4_
dp/rf/RAM_reg_1__3_
dp/rf/RAM_reg_1__2_
dp/rf/RAM_reg_1__1_
dp/rf/RAM_reg_1__0_
dp/wrd/q_reg_7_
dp/wrd/q_reg_6_
dp/wrd/q_reg_5_
dp/wrd/q_reg_4_
dp/wrd/q_reg_3_
dp/wrd/q_reg_2_
dp/wrd/q_reg_1_
dp/wrd/q_reg_0_
cont/state_reg_0_
cont/state_reg_3_
cont/state_reg_2_
cont/state_reg_1_
```

....Inferring feed-through connections....

Information: Test design rule checking completed. (TEST-123)

Running test coverage estimation...

6010 faults were added to fault list.

ATPG performed for stuck fault model using internal pattern source.

#patterns	#fault	ī.s	#ATPG faults	test	process
stored	detect/a	ctive	red/au/abort	coverage	CPU time
Begin deter	rministic	ATPG:	#uncollapsed_	_faults=4964	4, abort_limit=10
0	4148	816	0/0/0	86.36%	0.01
0	503	313	0/0/0	94.77%	0.01
0	169	141	2/0/0	97.64%	0.02
0	81	53	8/0/0	99.11%	0.02
0	50	1	10/0/0	99.98%	0.02
0	1	0	10/0/0	100.00%	0.02

Pattern Summary Report

-----

#internal patterns 0

\_\_\_\_\_

Uncollapsed Stuck Fault Summary Report

fault class	code	#faults
Detected	DT	5971
Possibly detected	PT	0
Undetectable	UD	39
ATPG untestable	AU	0
Not detected	ND	0
total faults		6010
test coverage		100.00%
Information: The test coverage	above	may be inferior
than the real tes	st cover	age with customized
protocol and test	simula	tion library.
Current design is 'mips'.		
Current design is 'mips'.		
Current design is 'mips'.		
1		
Mips_syn.area		
***********	*****	*
Report : area		

114

Design : mips

Version: O-2018.06-SP1

Date : Sat Apr 30 12:55:30 2022

\*\*\*\*\*\*\*\*

Library(s) Used:

Number of ports: 569

Number of nets: 1407

Number of cells: 892

Number of combinational cells: 730

Number of sequential cells: 140

Number of macros/black boxes: 0

Number of buf/inv: 205

Number of references: 4

 Combinational area:
 186246.000000

 Buf/Inv area:
 30024.000000

 Noncombinational area:
 120960.000000

 Macro/Black Box area:
 0.0000000

Net Interconnect area: undefined (No wire load specified)

Total cell area: 307206.000000

Total area: undefined

1

\*\*\*\*\*\*\*\*\*

Report : cell
Design : mips

Version: 0-2018.06-SP1

Date : Sat Apr 30 12:55:30 2022

\*\*\*\*\*\*\*\*

#### Attributes:

b - black box (unknown)

h - hierarchical

n - noncombinational

p - parameterized

r - removable

u - contains unmapped logic

Cell	Reference	Library	Area	Attributes
U1	INVX2	osu05_stdcells 14	4.00000	00

U2	INVX2	osu05_stdcells	144.000000	
U3	INVX2	osu05_stdcells	144.000000	
U4	INVX2	osu05_stdcells	144.000000	
U5	INVX2	osu05_stdcells	144.000000	
U6	INVX2	osu05_stdcells	144.000000	
U7	INVX2	osu05_stdcells	144.000000	
U8	INVX2	osu05_stdcells	144.000000	
U9	INVX2	osu05_stdcells	144.000000	
U10	INVX2	osu05_stdcells	144.000000	
U11	INVX2	osu05_stdcells	144.000000	
U12	INVX2	osu05_stdcells	144.000000	
U13	INVX2	osu05_stdcells	144.000000	
U14	INVX2	osu05_stdcells	144.000000	
U15	INVX2	osu05_stdcells	144.000000	
U16	INVX2	osu05_stdcells	144.000000	
U17	INVX2	osu05_stdcells	144.000000	
U18	INVX2	osu05_stdcells	144.000000	
U19	INVX2	osu05_stdcells	144.000000	
U20	INVX2	osu05_stdcells	144.000000	
ac	alucontrol		3654.000000	
			h	
cont	controller		22878.000000	
			h,	n

```
dp
                      datapath_WIDTH8_REGBITS3
                                                277794.000000
                                                         h, n, p
Total 23 cells
                                                 307206.000000
Mips_syn.design
*******
Report : design
Design : mips
Version: 0-2018.06-SP1
Date : Sat Apr 30 12:55:30 2022
********
Design allows ideal nets on clock nets.
Library(s) Used:
   osu05_stdcells (File: /apps/design_kits/osu_stdcells_v2p7/synopsys/lib/ami05/osu05_stdcells.db)
Local Link Library:
   {osu05_stdcells.db}
```

# Flip-Flop Types: No flip-flop types specified. Latch Types: No latch types specified. Operating Conditions: Operating Condition Name : typical Library : osu05\_stdcells Process: 1.00 Temperature: 25.00 Voltage: 5.00 Wire Loading Model: No wire loading specified.

Wire Loading Model Mode: top. Timing Ranges: No timing ranges specified. Pin Input Delays: None specified. Pin Output Delays: None specified. Disabled Timing Arcs: No arcs disabled. Required Licenses: None Required Design Parameters:

Jaret Williams Nathan Pen 120

None specified.

1

\*\*\*\*\*\*\*\*\*\*

Report : hierarchy

Design : mips

Version: 0-2018.06-SP1

Date : Sat Apr 30 12:55:30 2022

\*\*\*\*\*\*\*\*\*

mips

INVX2 osu05\_stdcells

alucontrol

controller

INVX2

NAND2X1 osu05\_stdcells
NAND3X1 osu05\_stdcells
OAI21X1 osu05\_stdcells

osu05\_stdcells

011121111

AND2X2 osu05\_stdcells
AOI21X1 osu05\_stdcells
AOI22X1 osu05\_stdcells
DFFPOSX1 osu05\_stdcells

INV	<i>T</i> X2	osu05_stdcells
NAN	ID2X1	osu05_stdcells
NAN	ID3X1	osu05_stdcells
NOF	R2X1	osu05_stdcells
OAl	21X1	osu05_stdcells
OAl	22X1	osu05_stdcells
OR2	2X1	osu05_stdcells
datapat	h_WIDTH8_REGBITS3	
BUE	TX2	osu05_stdcells
INV	7X2	osu05_stdcells
alı	a_WIDTH8	
	AND2X2	osu05_stdcells
	AOI22X1	osu05_stdcells
	INVX2	osu05_stdcells
	NAND2X1	osu05_stdcells
	NOR2X1	osu05_stdcells
	OAI21X1	osu05_stdcells
	OR2X1	osu05_stdcells
	XNOR2X1	osu05_stdcells
	XOR2X1	osu05_stdcells
	alu_WIDTH8_DW01_add_0	
	FAX1	osu05_stdcells
dff	E_WIDTH8_0	

DFFPOSX1	osu05_stdcells
dff_WIDTH8_1	
DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
dff_WIDTH8_2	
DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
dff_WIDTH8_3	
DFFPOSX1	osu05_stdcells
dffen_WIDTH8_0	
AOI22X1	osu05_stdcells
DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
dffen_WIDTH8_1	
AOI22X1	osu05_stdcells
DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
dffen_WIDTH8_2	
AOI22X1	osu05_stdcells
DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
dffen_WIDTH8_3	
AOI22X1	osu05_stdcells

DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
dffenr_WIDTH8	
AOI22X1	osu05_stdcells
DFFPOSX1	osu05_stdcells
INVX2	osu05_stdcells
NOR2X1	osu05_stdcells
mux2_WIDTH3	
AOI22X1	osu05_stdcells
INVX2	osu05_stdcells
mux2_WIDTH8_0	
AOI22X1	osu05_stdcells
INVX2	osu05_stdcells
mux2_WIDTH8_1	
AOI22X1	osu05_stdcells
INVX2	osu05_stdcells
mux2_WIDTH8_2	
AOI22X1	osu05_stdcells
INVX2	osu05_stdcells
mux4_WIDTH8_0	
AND2X2	osu05_stdcells
AOI22X1	osu05_stdcells
INVX2	osu05_stdcells

	NAND2X1	osu05_stdcells
	NOR2X1	osu05_stdcells
mux	4_WIDTH8_1	
	AND2X2	osu05_stdcells
	AOI22X1	osu05_stdcells
	INVX2	osu05_stdcells
	NAND2X1	osu05_stdcells
	NOR2X1	osu05_stdcells
reg	file_WIDTH8_REGBITS3	
	AND2X2	osu05_stdcells
	AOI21X1	osu05_stdcells
	AOI22X1	osu05_stdcells
	BUFX2	osu05_stdcells
	DFFPOSX1	osu05_stdcells
	INVX2	osu05_stdcells
	NAND2X1	osu05_stdcells
	NAND3X1	osu05_stdcells
	NOR2X1	osu05_stdcells
	NOR3X1	osu05_stdcells
	OAI21X1	osu05_stdcells
	OR2X1	osu05_stdcells
zer	odetect_WIDTH8	
	NAND2X1	osu05_stdcells

NOR2X1

osu05\_stdcells

1

## Mips\_syn.net

\*\*\*\*\*\*\*\*\*\*

Report : net
Design : mips

Version: 0-2018.06-SP1

Date : Sat Apr 30 12:55:30 2022

\*\*\*\*\*\*\*\*\*

Operating Conditions: typical Library: osu05\_stdcells

Wire Load Model Mode: top

Net

Fanout	Fanin	Load	LoadUR	LoadUF	LoadLR	LoadLF	Resist	Pins	Attr
adr[0]									
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2	
adr[1]									
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2	

Jaret Williams Nathan Pen 126

adr[2]								
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
adr[3]								
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
adr[4]								
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
adr[5]								
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
adr[6]								
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
adr[7]								
1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
alucont[0	]							
3	1	0.08	0.08	0.08	0.08	0.08	0.00	4
alucont[1	]							
9	1	0.28	0.28	0.28	0.28	0.28	0.00	10
alucont[2	]							
5	1	0.29	0.29	0.29	0.29	0.29	0.00	6
aluop[0]								
3	1	0.10	0.10	0.10	0.10	0.10	0.00	4
aluop[1]								
5	1	0.13	0.13	0.13	0.13	0.13	0.00	6
alusrca								

	9	1	0.30	0.30	0.30	0.30	0.30	0.00	10
alusro	cb[0]								
	3	1	0.08	0.08	0.08	0.08	0.08	0.00	4
alusro	cb[1]								
	4	1	0.10	0.10	0.10	0.10	0.10	0.00	5
clk									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
const	_gnd								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
instr	[0]								
	5	1	0.16	0.16	0.16	0.16	0.16	0.00	6
instr	[1]								
	5	1	0.16	0.16	0.16	0.16	0.16	0.00	6
instr	[2]								
	6	1	0.20	0.20	0.20	0.20	0.20	0.00	7
instr	[3]								
	6	1	0.19	0.19	0.19	0.19	0.19	0.00	7
instr	[4]								
	5	1	0.16	0.16	0.16	0.16	0.16	0.00	6
instr	[5]								
	7	1	0.20	0.20	0.20	0.20	0.20	0.00	8
instr	[26]								
	2	1	0.06	0.06	0.06	0.06	0.06	0.00	3

instr[2	7]								
4		1	0.13	0.13	0.13	0.13	0.13	0.00	5
instr[2	8]								
2		1	0.07	0.07	0.07	0.07	0.07	0.00	3
instr[2	9]								
3		1	0.09	0.09	0.09	0.09	0.09	0.00	4
instr[3	0]								
2		1	0.06	0.06	0.06	0.06	0.06	0.00	3
instr[3	1]								
4		1	0.11	0.11	0.11	0.11	0.11	0.00	5
iord									
9		1	0.30	0.30	0.30	0.30	0.30	0.00	10
irwrite	[0]								
10		1	0.32	0.32	0.32	0.32	0.32	0.00	11
irwrite	[1]								
10		1	0.32	0.32	0.32	0.32	0.32	0.00	11
irwrite	[2]								
9		1	0.29	0.29	0.29	0.29	0.29	0.00	10
irwrite	[3]								
9		1	0.29	0.29	0.29	0.29	0.29	0.00	10
memdata	[0]								
1		1	0.03	0.03	0.03	0.03	0.03	0.00	2
memdata	[1]								

129

	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memda	ta[2]								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memda	ta[3]								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memda	ta[4]								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memda	ta[5]								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memda	ta[6]								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memda	ta[7]								
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
memre	ad								
	1	1	0.10	0.10	0.10	0.10	0.10	0.00	2
memto	reg								
	10	1	0.33	0.33	0.33	0.33	0.33	0.00	11
memwr	ite								
	2	1	0.13	0.13	0.13	0.13	0.13	0.00	3
n1									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n2									
	4	1	0.12	0.12	0.12	0.12	0.12	0.00	5

n3									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n4									
n5	5	1	0.15	0.14	0.15	0.14	0.15	0.00	6
115	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n6									
	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
n7	1	1	0.03	0 03	0 03	0.03	0.03	0.00	2
n8	1	1	0.03	0.03	0.03	0.03	0.03	0.00	۷
	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
n9									
1.0	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n10	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
n11									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n12									
n13	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
1117	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n14									

	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
n15									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n16									
	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
n17									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
n18									
	5	1	0.14	0.14	0.14	0.14	0.14	0.00	6
n19									
	7	1	0.25	0.25	0.25	0.25	0.25	0.00	8
n20									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
pcen									
	1	1	0.03	0.03	0.03	0.03	0.03	0.00	2
pcsou	rce[0]								
	3	1	0.08	0.08	0.08	0.08	0.08	0.00	4
pcsou	rce[1]								
	5	1	0.13	0.13	0.13	0.13	0.13	0.00	6
regds	t								
	4	1	0.13	0.13	0.13	0.13	0.13	0.00	5
regwr	ite								
	2	1	0.05	0.05	0.05	0.05	0.05	0.00	3

reset									
1	1	0.03	0.03	0.03	0.03	0.03	0.00	2	
writedata[0	]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[1	.]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[2	]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[3	3]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[4	]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[5	[]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[6	5]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
writedata[7	]								
2	1	0.13	0.13	0.13	0.13	0.13	0.00	3	
zero									
1	1	0.03	0.03	0.03	0.03	0.03	0.00	2	
m., 1 . 0.1									
Total 81 ne									
264	81	9.58	9.55	9.58	9.55	9.58	0.00	345	

Jaret Williams

Nathan Pen

Maximum 1 10 0.33 0.33 0.33 0.33 0.33 0.00 11 Average 3.26 1.00 0.12 0.12 0.12 0.12 0.12 0.00 4.26 1

Mips\_syn.ports

\*\*\*\*\*\*\*\*\*

Report : port

-verbose

Design : mips

Version: 0-2018.06-SP1

Date : Sat Apr 30 12:55:30 2022

\*\*\*\*\*\*\*\*

		Pin	Wire	Max	Max	Connection	1
Port	Dir	Load	Load	Trans	Cap	Class	Attrs
clk	in	0.0000	0.0000				
const_gnd	in	0.0000	0.0000		0.41		
memdata[0]	in	0.0000	0.0000		0.41		
memdata[1]	in	0.0000	0.0000		0.41		

memdata[2]	in	0.0000	0.0000	 0.41	
memdata[3]	in	0.0000	0.0000	 0.41	
memdata[4]	in	0.0000	0.0000	 0.41	
memdata[5]	in	0.0000	0.0000	 0.41	
memdata[6]	in	0.0000	0.0000	 0.41	
memdata[7]	in	0.0000	0.0000	 0.41	
reset	in	0.0000	0.0000	 0.41	
adr[0]	out	0.1000	0.0000	 	
adr[1]	out	0.1000	0.0000	 	
adr[2]	out	0.1000	0.0000	 	
adr[3]	out	0.1000	0.0000	 	
adr[4]	out	0.1000	0.0000	 	
adr[5]	out	0.1000	0.0000	 	
adr[6]	out	0.1000	0.0000	 	
adr[7]	out	0.1000	0.0000	 	
memread	out	0.1000	0.0000	 	
memwrite	out	0.1000	0.0000	 	
writedata[0]	out	0.1000	0.0000	 	
writedata[1]	out	0.1000	0.0000	 	
writedata[2]	out	0.1000	0.0000	 	
writedata[3]	out	0.1000	0.0000	 	
writedata[4]	out	0.1000	0.0000	 	
writedata[5]	out	0.1000	0.0000	 	

```
writedata[6] out 0.1000 0.0000 -- -- --
writedata[7] out 0.1000 0.0000 -- -- --
```

	External	Max	Min	Min	Min
	Number	Wireload	Wireload	Pin	Wire
Port	Points	Model	Model	Load	Load
clk	1				
const_gnd	1				
memdata[0]	1				
memdata[1]	1				
memdata[2]	1				
memdata[3]	1				
memdata[4]	1				
memdata[5]	1				
memdata[6]	1				
memdata[7]	1				
reset	1				
adr[0]	1				
adr[1]	1				
adr[2]	1				
adr[3]	1				

adr[4]	1	 	 
adr[5]	1	 	 
adr[6]	1	 	 
adr[7]	1	 	 
memread	1	 	 
memwrite	1	 	 
writedata[0]	1	 	 
writedata[1]	1	 	 
writedata[2]	1	 	 
writedata[3]	1	 	 
writedata[4]	1	 	 
writedata[5]	1	 	 
writedata[6]	1	 	 
writedata[7]	1	 	 

Input Delay

	Mi	n	Ма	Х	Related	d Max
Input Port	Rise	Fall	Rise	Fall	Clock	Fanout
clk						1.00
const_gnd	2.00	2.00	2.00	2.00	clk	1.00
memdata[0]	2.00	2.00	2.00	2.00	clk	1.00
memdata[1]	2.00	2.00	2.00	2.00	clk	1.00

memdata[2]	2.00	2.00	2.00	2.00	clk	1.00
memdata[3]	2.00	2.00	2.00	2.00	clk	1.00
memdata[4]	2.00	2.00	2.00	2.00	clk	1.00
memdata[5]	2.00	2.00	2.00	2.00	clk	1.00
memdata[6]	2.00	2.00	2.00	2.00	clk	1.00
memdata[7]	2.00	2.00	2.00	2.00	clk	1.00
reset	2.00	2.00	2.00	2.00	clk	1.00

### Driving Cell

Input Port	Rise(min/max)	Fall(min/max)	Mult(min/max)	Attrs(min/max)
const_gnd	osu05_stdcells/INV	7X1		
		osu05_stdcells/INV	VX1	
			/	
memdata[0]	osu05_stdcells/INV	7X1		
		osu05_stdcells/INV	VX1	
			/	
memdata[1]	osu05_stdcells/INV	/X1		
		osu05_stdcells/INV	VX1	
			/	
memdata[2]	osu05_stdcells/INV	/X1		
		osu05_stdcells/INV	VX1	

-- / -memdata[3] osu05\_stdcells/INVX1 osu05\_stdcells/INVX1 -- / -memdata[4] osu05\_stdcells/INVX1 osu05\_stdcells/INVX1 -- / -memdata[5] osu05\_stdcells/INVX1 osu05\_stdcells/INVX1 -- / -memdata[6] osu05\_stdcells/INVX1 osu05\_stdcells/INVX1 -- / -memdata[7] osu05\_stdcells/INVX1 osu05\_stdcells/INVX1 -- / -osu05\_stdcells/INVX1 reset osu05\_stdcells/INVX1 -- / --Max Drive Min Drive Resistance Min Min Cell Input Port Rise Fall Rise Fall Max Min Cap Fanout Deg

Jaret Williams Nathan Pen 139

clk	 	 	 	 	
const_gnd	 	 	 	 	
memdata[0]	 	 	 	 	
memdata[1]	 	 	 	 	
memdata[2]	 	 	 	 	
memdata[3]	 	 	 	 	
memdata[4]	 	 	 	 	
memdata[5]	 	 	 	 	
memdata[6]	 	 	 	 	
memdata[7]	 	 	 	 	
reset	 	 	 	 	

	Max Tran		Min T	ran
Input Port	Rise	Fall	Rise	Fall
clk				
const_gnd				
memdata[0]				
memdata[1]				
memdata[2]				
memdata[3]				

Output Delay

	Min	1	Max	:	Related	Fanout	
Output Port	Rise	Fall	Rise	Fall	Clock	Load	
adr[0]	1.65	1.65	1.65	1.65	clk	8.00	
adr[1]	1.65	1.65	1.65	1.65	clk	8.00	
adr[2]	1.65	1.65	1.65	1.65	clk	8.00	
adr[3]	1.65	1.65	1.65	1.65	clk	8.00	
adr[4]	1.65	1.65	1.65	1.65	clk	8.00	
adr[5]	1.65	1.65	1.65	1.65	clk	8.00	
adr[6]	1.65	1.65	1.65	1.65	clk	8.00	
adr[7]	1.65	1.65	1.65	1.65	clk	8.00	
memread	1.65	1.65	1.65	1.65	clk	8.00	
memwrite	1.65	1.65	1.65	1.65	clk	8.00	
writedata[0]							
	1.65	1.65	1.65	1.65	clk	8.00	

writedata[1]						
	1.65	1.65	1.65	1.65	clk	8.00
writedata[2]						
	1.65	1.65	1.65	1.65	clk	8.00
writedata[3]						
	1.65	1.65	1.65	1.65	clk	8.00
writedata[4]						
	1.65	1.65	1.65	1.65	clk	8.00
writedata[5]						
	1.65	1.65	1.65	1.65	clk	8.00
writedata[6]						
	1.65	1.65	1.65	1.65	clk	8.00
writedata[7]						
	1.65	1.65	1.65	1.65	clk	8.00

1

#### Mips\_syn.pow

Loading db file '/apps/design\_kits/osu\_stdcells\_v2p7/synopsys/lib/ami05/osu05\_stdcells.db'

Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

Warning: Design has unannotated primary inputs. (PWR-414)

Warning: Design has unannotated sequential cell outputs. (PWR-415)

\*\*\*\*\*\*\*\*

```
Report : power
      -analysis effort low
Design : mips
Version: 0-2018.06-SP1
Date : Sat Apr 30 12:55:30 2022
********
Library(s) Used:
   Operating Conditions: typical Library: osu05_stdcells
Wire Load Model Mode: top
Global Operating Voltage = 5
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000pf
   Time Units = 1ns
   Dynamic Power Units = 1mW (derived from V,C,T units)
```

#### Leakage Power Units = 1nW

Cell Internal Power = 1.4057 mW (72%)

Net Switching Power = 533.2949 uW (28%)

-----

Total Dynamic Power = 1.9390 mW (100%)

Cell Leakage Power = 85.2062 nW

Information: report power gover group summary does not include estimated clock tree power. (PWR-789)

	Internal	Switching	Leakage	Total	
Power Group	Power	Power	Power	Power	( % ) Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)
clock_network	0.0000	0.0000	0.0000	0.0000	( 0.00%)
register	0.0000	0.0000	0.0000	0.0000	( 0.00%)
sequential	1.0795	2.0166e-02	34.0571	1.0997	( 56.71%)
combinational	0.3262	0.5131	51.1491	0.8394	( 43.29%)

\_\_\_\_\_

```
1
Mips_syn.timing
*******
Report : timing
      -path full
      -delay max
      -nworst 5
      -max paths 5
      -sort_by group
Design : mips
Version: 0-2018.06-SP1
Date : Sat Apr 30 12:55:30 2022
********
Operating Conditions: typical Library: osu05_stdcells
Wire Load Model Mode: top
 Startpoint: cont/state_reg_1_
            (rising edge-triggered flip-flop)
 Endpoint: adr[7] (output port clocked by clk)
 Path Group: (none)
```

0.5333 mW

85.2063 nW

1.9391 mW

Total

Jaret Williams Nathan Pen

1.4057 mW

Path Type: max

Point	Incr	Path
cont/state_reg_1_/CLK (DFFPOSX1)	0.00	0.00 r
<pre>cont/state_reg_1_/Q (DFFPOSX1)</pre>	0.54	0.54 f
cont/U33/Y (INVX2)	0.16	0.71 r
cont/U53/Y (NAND2X1)	0.22	0.93 f
cont/U46/Y (NOR2X1)	0.28	1.21 r
cont/U45/Y (NOR2X1)	0.22	1.43 f
cont/U44/Y (OAI21X1)	0.63	2.06 r
cont/iord (controller)	0.00	2.06 r
<pre>dp/iord (datapath_WIDTH8_REGBITS3)</pre>	0.00	2.06 r
dp/adrmux/s (mux2_WIDTH8_2)	0.00	2.06 r
dp/adrmux/U9/Y (INVX2)	0.43	2.49 f
dp/adrmux/U10/Y (AOI22X1)	0.18	2.67 r
dp/adrmux/U1/Y (INVX2)	0.17	2.85 f
dp/adrmux/y[7] (mux2_WIDTH8_2)	0.00	2.85 f
<pre>dp/adr[7] (datapath_WIDTH8_REGBITS3)</pre>	0.00	2.85 f
adr[7] (out)	0.00	2.85 f
data arrival time		2.85

(Path is unconstrained)

Startpoint: cont/state\_reg\_1\_

(rising edge-triggered flip-flop)

Endpoint: adr[6] (output port clocked by clk)

Path Group: (none)
Path Type: max

Point	Incr	Path
<pre>cont/state_reg_1_/CLK (DFFPOSX1)</pre>	0.00	0.00 r
<pre>cont/state_reg_1_/Q (DFFPOSX1)</pre>	0.54	0.54 f
cont/U33/Y (INVX2)	0.16	0.71 r
cont/U53/Y (NAND2X1)	0.22	0.93 f
cont/U46/Y (NOR2X1)	0.28	1.21 r
cont/U45/Y (NOR2X1)	0.22	1.43 f
cont/U44/Y (OAI21X1)	0.63	2.06 r
cont/iord (controller)	0.00	2.06 r
dp/iord (datapath_WIDTH8_REGBITS3)	0.00	2.06 r
dp/adrmux/s (mux2_WIDTH8_2)	0.00	2.06 r
dp/adrmux/U9/Y (INVX2)	0.43	2.49 f
dp/adrmux/U11/Y (AOI22X1)	0.18	2.67 r
dp/adrmux/U2/Y (INVX2)	0.17	2.84 f

<pre>dp/adrmux/y[6] (mux2_WIDTH8_2)</pre>	0.00	2.84 f
<pre>dp/adr[6] (datapath_WIDTH8_REGBITS3)</pre>	0.00	2.84 f
adr[6] (out)	0.00	2.84 f
data arrival time		2.84

(Path is unconstrained)

Startpoint: cont/state\_reg\_1\_

(rising edge-triggered flip-flop)

Endpoint: adr[5] (output port clocked by clk)

Path Group: (none)
Path Type: max

Point	Incr	Path
<pre>cont/state_reg_1_/CLK (DFFPOSX1)</pre>	0.00	0.00 r
cont/state_reg_1_/Q (DFFPOSX1)	0.54	0.54 f
cont/U33/Y (INVX2)	0.16	0.71 r
cont/U53/Y (NAND2X1)	0.22	0.93 f
cont/U46/Y (NOR2X1)	0.28	1.21 r
cont/U45/Y (NOR2X1)	0.22	1.43 f
cont/U44/Y (OAI21X1)	0.63	2.06 r

cont/iord (controller)	0.00	2.06 r
<pre>dp/iord (datapath_WIDTH8_REGBITS3)</pre>	0.00	2.06 r
dp/adrmux/s (mux2_WIDTH8_2)	0.00	2.06 r
dp/adrmux/U9/Y (INVX2)	0.43	2.49 f
dp/adrmux/U12/Y (AOI22X1)	0.18	2.67 r
dp/adrmux/U3/Y (INVX2)	0.17	2.84 f
<pre>dp/adrmux/y[5] (mux2_WIDTH8_2)</pre>	0.00	2.84 f
<pre>dp/adr[5] (datapath_WIDTH8_REGBITS3)</pre>	0.00	2.84 f
adr[5] (out)	0.00	2.84 f
data arrival time		2.84

(Path is unconstrained)

Startpoint: cont/state\_reg\_1\_

(rising edge-triggered flip-flop)

Endpoint: adr[4] (output port clocked by clk)

Path Group: (none)
Path Type: max

Point	Incr	Path
cont/state_reg_1_/CLK (DFFPOSX1)	0.00	0.00 r

<pre>cont/state_reg_1_/Q (DFFPOSX1)</pre>	0.54	0.54 f
cont/U33/Y (INVX2)	0.16	0.71 r
cont/U53/Y (NAND2X1)	0.22	0.93 f
cont/U46/Y (NOR2X1)	0.28	1.21 r
cont/U45/Y (NOR2X1)	0.22	1.43 f
cont/U44/Y (OAI21X1)	0.63	2.06 r
cont/iord (controller)	0.00	2.06 r
dp/iord (datapath_WIDTH8_REGBITS3)	0.00	2.06 r
dp/adrmux/s (mux2_WIDTH8_2)	0.00	2.06 r
dp/adrmux/U9/Y (INVX2)	0.43	2.49 f
dp/adrmux/U13/Y (AOI22X1)	0.18	2.67 r
dp/adrmux/U4/Y (INVX2)	0.17	2.84 f
<pre>dp/adrmux/y[4] (mux2_WIDTH8_2)</pre>	0.00	2.84 f
<pre>dp/adr[4] (datapath_WIDTH8_REGBITS3)</pre>	0.00	2.84 f
adr[4] (out)	0.00	2.84 f
data arrival time		2.84

.-----

(Path is unconstrained)

Startpoint: cont/state\_reg\_1\_

(rising edge-triggered flip-flop)

Endpoint: adr[3] (output port clocked by clk)

Path Group: (none)
Path Type: max

Point	Incr	Path
<pre>cont/state_reg_1_/CLK (DFFPOSX1)</pre>	0.00	0.00 r
<pre>cont/state_reg_1_/Q (DFFPOSX1)</pre>	0.54	0.54 f
cont/U33/Y (INVX2)	0.16	0.71 r
cont/U53/Y (NAND2X1)	0.22	0.93 f
cont/U46/Y (NOR2X1)	0.28	1.21 r
cont/U45/Y (NOR2X1)	0.22	1.43 f
cont/U44/Y (OAI21X1)	0.63	2.06 r
cont/iord (controller)	0.00	2.06 r
dp/iord (datapath_WIDTH8_REGBITS3)	0.00	2.06 r
dp/adrmux/s (mux2_WIDTH8_2)	0.00	2.06 r
dp/adrmux/U9/Y (INVX2)	0.43	2.49 f
dp/adrmux/U14/Y (AOI22X1)	0.18	2.67 r
dp/adrmux/U5/Y (INVX2)	0.17	2.84 f
dp/adrmux/y[3] (mux2_WIDTH8_2)	0.00	2.84 f
dp/adr[3] (datapath_WIDTH8_REGBITS3)	0.00	2.84 f
adr[3] (out)	0.00	2.84 f
data arrival time		2.84

```
(Path is unconstrained)
1
Report : timing
       -path full
       -delay min
       -nworst 5
       -max paths 5
       -sort_by group
Design : mips
Version: 0-2018.06-SP1
Date : Sat Apr 30 12:55:30 2022
********
Operating Conditions: typical Library: osu05 stdcells
Wire Load Model Mode: top
 Startpoint: dp/wrd/q_reg_7_
            (rising edge-triggered flip-flop)
 Endpoint: writedata[7]
```

(output port clocked by clk)

Path Group: (none)
Path Type: min

Point	Incr	Path
dp/wrd/q_reg_7_/CLK (DFFPOSX1)	0.00	0.00 r
dp/wrd/q_reg_7_/Q (DFFPOSX1)	0.37	0.37 r
dp/wrd/q[7] (dff_WIDTH8_1)	0.00	0.37 r
<pre>dp/writedata[7] (datapath_WIDTH8_REGBITS3)</pre>	0.00	0.37 r
writedata[7] (out)	0.00	0.37 r
data arrival time		0.37

(Path is unconstrained)

Startpoint: dp/wrd/q\_reg\_6\_

(rising edge-triggered flip-flop)

Endpoint: writedata[6]

(output port clocked by clk)

Path Group: (none)

Path Type: min

Point	Incr	Path
dp/wrd/q_reg_6_/CLK (DFFPOSX1)	0.00	0.00 r
dp/wrd/q_reg_6_/Q (DFFPOSX1)	0.37	0.37 r
<pre>dp/wrd/q[6] (dff_WIDTH8_1)</pre>	0.00	0.37 r
<pre>dp/writedata[6] (datapath_WIDTH8_REGBITS3)</pre>	0.00	0.37 r
writedata[6] (out)	0.00	0.37 r
data arrival time		0.37

(Path is unconstrained)

Startpoint: dp/wrd/q\_reg\_5\_

(rising edge-triggered flip-flop)

Endpoint: writedata[5]

(output port clocked by clk)

Path Group: (none)
Path Type: min

Point	Incr	Path
dp/wrd/q_reg_5_/CLK (DFFPOSX1)	0.00	0.00 r
dp/wrd/q_reg_5_/Q (DFFPOSX1)	0.37	0.37 r

dp/wrd/q[5] (dff_WIDTH8_1)	0.00	0.37 r
<pre>dp/writedata[5] (datapath_WIDTH8_REGBITS3)</pre>	0.00	0.37 r
writedata[5] (out)	0.00	0.37 r
data arrival time		0.37

(Path is unconstrained)

Startpoint: dp/wrd/q\_reg\_4\_

(rising edge-triggered flip-flop)

Endpoint: writedata[4]

(output port clocked by clk)

Path Group: (none)
Path Type: min

Point	Incr	Path
dp/wrd/q_reg_4_/CLK (DFFPOSX1)	0.00	0.00 r
dp/wrd/q_reg_4_/Q (DFFPOSX1)	0.37	0.37 r
<pre>dp/wrd/q[4] (dff_WIDTH8_1)</pre>	0.00	0.37 r
<pre>dp/writedata[4] (datapath_WIDTH8_REGBITS3)</pre>	0.00	0.37 r
writedata[4] (out)	0.00	0.37 r
data arrival time		0.37

\_\_\_\_\_

(Path is unconstrained)

Startpoint: dp/wrd/q\_reg\_3\_

(rising edge-triggered flip-flop)

Endpoint: writedata[3]

(output port clocked by clk)

Path Group: (none)

Path Type: min

Point	Incr	Path
dp/wrd/q_reg_3_/CLK (DFFPOSX1)	0.00	0.00 r
dp/wrd/q_reg_3_/Q (DFFPOSX1)	0.37	0.37 r
dp/wrd/q[3] (dff_WIDTH8_1)	0.00	0.37 r
<pre>dp/writedata[3] (datapath_WIDTH8_REGBITS3)</pre>	0.00	0.37 r
writedata[3] (out)	0.00	0.37 r
data arrival time		0.37

(Path is unconstrained)

1

## **Appendix C**

Mips\_syn.v

```
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version : 0-2018.06-SP1
// Date
          : Sat Apr 30 16:39:35 2022
module controller (alusrca, alusrcb, aluop, pcen, iord, irwrite, memread,
      memwrite, memtoreg, pcsource, regwrite, regdst, op, clk, reset, zero
);
 output [1:0] alusrcb;
 output [1:0] aluop;
 output [3:0] irwrite;
 output [1:0] pcsource;
 input [5:0] op;
 input clk, reset, zero;
 output alusrca, pcen, iord, memread, memwrite, memtoreg, regwrite, regdst;
 wire N45, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40,
       n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54,
```

```
n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68,
       n69, n70, n71, n72, n73, n74, n75, n1, n3, n4, n5, n6, n7, n8, n9,
       n10, n11, n12, n13, n14, n16, n18, n19, n20, n21, n23, n24, n25, n26,
       n27, n76;
wire
     [3:0] state;
\label{eq:def-posx1} $$ DFFPOSX1 state\_reg\_0\_ ( .D(N45), .CLK(clk), .Q(state[0]) ); 
DFFPOSX1 state reg 3 ( .D(n6), .CLK(clk), .Q(state[3]) );
DFFPOSX1 state reg 2 ( .D(n4), .CLK(clk), .Q(state[2]) );
DFFPOSX1 state reg 1 ( .D(n3), .CLK(clk), .Q(state[1]) );
INVX2 U4 ( .A(n34), .Y(irwrite[3]) );
INVX2 U5 ( .A(n35), .Y(irwrite[2]) );
AND2X2 U8 ( .A(state[0]), .B(state[2]), .Y(n51) );
AND2X2 U9 ( .A(n11), .B(op[5]), .Y(n66) );
OAI21X1 U37 ( .A(n28), .B(n29), .C(n20), .Y(regwrite) );
AOI21X1 U38 ( .A(n18), .B(n28), .C(n29), .Y(regdst) );
NAND2X1 U39 ( .A(n30), .B(n16), .Y(pcen) );
AOI21X1 U40 ( .A(zero), .B(aluop[0]), .C(pcsource[1]), .Y(n30) );
NAND3X1 U41 ( .A(n25), .B(state[0]), .C(state[2]), .Y(n31) );
NOR2X1 U42 ( .A(n32), .B(n21), .Y(memtoreg) );
NAND2X1 U43 ( .A(n16), .B(n33), .Y(memread) );
OAI21X1 U44 ( .A(n29), .B(n18), .C(n36), .Y(iord) );
NOR2X1 U45 ( .A(memwrite), .B(n14), .Y(n36) );
```

```
NOR2X1 U46 ( .A(n32), .B(n28), .Y(memwrite) );
NAND2X1 U47 ( .A(n37), .B(n38), .Y(alusrcb[1]) );
NAND2X1 U48 ( .A(n16), .B(n37), .Y(alusrcb[0]) );
NAND3X1 U49 ( .A(n34), .B(n35), .C(n40), .Y(n39) );
NOR2X1 U50 ( .A(irwrite[0]), .B(irwrite[1]), .Y(n40) );
NAND3X1 U51 ( .A(n1), .B(n19), .C(n38), .Y(alusrca) );
NOR2X1 U52 ( .A(n18), .B(n32), .Y(aluop[0]));
NAND2X1 U53 ( .A(state[3]), .B(n27), .Y(n32) );
OAI21X1 U54 ( .A(n45), .B(n46), .C(n76), .Y(n44) );
OAI21X1 U55 ( .A(n10), .B(n11), .C(n47), .Y(n46) );
NAND3X1 U56 ( .A(n23), .B(n48), .C(n49), .Y(n47) );
OAI21X1 U57 ( .A(op[1]), .B(n7), .C(n50), .Y(n48));
NAND2X1 U58 ( .A(n33), .B(n19), .Y(n45) );
NAND3X1 U59 ( .A(state[1]), .B(n24), .C(n51), .Y(n33));
OAI21X1 U60 ( .A(n53), .B(n54), .C(n76), .Y(n52) );
OAI21X1 U61 ( .A(n55), .B(n37), .C(n34), .Y(n54));
NAND3X1 U62 ( .A(n27), .B(n24), .C(n43), .Y(n34) );
AOI22X1 U63 ( .A(n49), .B(n56), .C(n9), .D(n7), .Y(n55) );
OAI21X1 U64 ( .A(n12), .B(n58), .C(n50), .Y(n56) );
NAND3X1 U65 ( .A(n57), .B(n12), .C(op[1]), .Y(n50));
NAND2X1 U66 ( .A(n57), .B(n13), .Y(n58) );
NAND2X1 U67 ( .A(n35), .B(n59), .Y(n53) );
NAND2X1 U68 ( .A(n60), .B(state[1]), .Y(n35) );
```

```
OAI21X1 U69 ( .A(n62), .B(n63), .C(n76), .Y(n61) );
OAI21X1 U70 ( .A(n37), .B(n64), .C(n41), .Y(n63) );
NAND3X1 U71 ( .A(state[1]), .B(n24), .C(n65), .Y(n41) );
NAND3X1 U72 ( .A(n59), .B(n19), .C(n42), .Y(n62) );
NAND2X1 U73 ( .A(n60), .B(n27), .Y(n42) );
NOR2X1 U74 ( .A(n28), .B(state[3]), .Y(n60) );
NAND2X1 U75 ( .A(state[0]), .B(n26), .Y(n28) );
NOR2X1 U76 ( .A(n21), .B(n29), .Y(aluop[1]));
NAND2X1 U77 ( .A(state[3]), .B(state[1]), .Y(n29) );
OAI21X1 U78 ( .A(n66), .B(n67), .C(n68), .Y(n59));
OR2X1 U79 ( .A(n69), .B(n70), .Y(N45) );
OAI21X1 U80 ( .A(state[1]), .B(state[0]), .C(n5), .Y(n70) );
OAI22X1 U81 ( .A(n10), .B(n67), .C(n38), .D(n9), .Y(n71) );
NOR2X1 U82 ( .A(n11), .B(op[5]), .Y(n67) );
NOR2X1 U83 ( .A(n64), .B(n38), .Y(n68) );
NAND3X1 U84 ( .A(state[1]), .B(n24), .C(n43), .Y(n38) );
NOR2X1 U85 ( .A(n26), .B(state[0]), .Y(n43) );
NAND3X1 U86 ( .A(n13), .B(n12), .C(n49), .Y(n64) );
NAND3X1 U87 ( .A(n72), .B(n21), .C(n73), .Y(n69) );
NOR2X1 U88 ( .A(state[3]), .B(reset), .Y(n73) );
NOR2X1 U89 ( .A(state[2]), .B(state[0]), .Y(n65) );
OAI21X1 U90 ( .A(n8), .B(n74), .C(n23), .Y(n72) );
NAND3X1 U91 ( .A(state[2]), .B(state[0]), .C(n75), .Y(n37) );
```

```
NOR2X1 U92 ( .A(state[3]), .B(state[1]), .Y(n75) );
OAI21X1 U93 ( .A(n57), .B(n12), .C(n13), .Y(n74) );
NOR2X1 U94 ( .A(op[5]), .B(op[3]), .Y(n57));
NOR2X1 U95 ( .A(op[4]), .B(op[0]), .Y(n49));
INVX2 U3 ( .A(n1), .Y(pcsource[0]) );
INVX2 U6 ( .A(aluop[0]), .Y(n1) );
INVX2 U7 ( .A(n61), .Y(n3) );
INVX2 U10 ( .A(n52), .Y(n4) );
INVX2 U11 ( .A(n71), .Y(n5) );
INVX2 U12 ( .A(n44), .Y(n6) );
INVX2 U13 ( .A(n57), .Y(n7) );
INVX2 U14 ( .A(n49), .Y(n8) );
INVX2 U15 ( .A(n64), .Y(n9) );
INVX2 U16 ( .A(n68), .Y(n10) );
INVX2 U17 ( .A(op[3]), .Y(n11) );
INVX2 U18 ( .A(op[2]), .Y(n12) );
INVX2 U19 ( .A(op[1]), .Y(n13) );
INVX2 U20 ( .A(n33), .Y(n14) );
INVX2 U21 ( .A(n31), .Y(pcsource[1]) );
INVX2 U22 ( .A(n39), .Y(n16) );
INVX2 U23 ( .A(n42), .Y(irwrite[0]) );
INVX2 U24 ( .A(n43), .Y(n18) );
INVX2 U25 ( .A(aluop[1]), .Y(n19) );
```

```
INVX2 U26 ( .A(memtoreg), .Y(n20) );
  INVX2 U27 ( .A(n65), .Y(n21) );
  INVX2 U28 ( .A(n41), .Y(irwrite[1]) );
  INVX2 U29 ( .A(n37), .Y(n23) );
  INVX2 U30 ( .A(state[3]), .Y(n24) );
  INVX2 U31 ( .A(n32), .Y(n25) );
  INVX2 U32 ( .A(state[2]), .Y(n26) );
  INVX2 U33 ( .A(state[1]), .Y(n27) );
  INVX2 U34 ( .A(reset), .Y(n76) );
endmodule
module alucontrol ( alucont, aluop, funct );
  output [2:0] alucont;
  input [1:0] aluop;
  input [5:0] funct;
  wire n8, n9, n10, n11, n12, n13, n14, n15, n16, n1, n2, n3, n4, n5, n6;
  INVX2 U3 ( .A(n14), .Y(alucont[0]) );
 OAI21X1 U10 ( .A(aluop[1]), .B(n6), .C(n8), .Y(alucont[2]) );
  OAI21X1 U11 ( .A(n9), .B(n10), .C(aluop[1]), .Y(n8) );
  OAI21X1 U12 ( .A(funct[2]), .B(n5), .C(funct[5]), .Y(n10) );
 NAND3X1 U13 ( .A(n4), .B(n1), .C(n11), .Y(n9) );
```

```
OAI21X1 U14 ( .A(n12), .B(n13), .C(aluop[1]), .Y(alucont[1]) );
  NAND2X1 U15 ( .A(funct[5]), .B(n11), .Y(n13) );
  NAND2X1 U16 ( .A(funct[3]), .B(n4), .Y(n11) );
  NAND3X1 U17 ( .A(n3), .B(n1), .C(n5), .Y(n12) );
  OAI21X1 U18 ( .A(n15), .B(n16), .C(aluop[1]), .Y(n14) );
  OAI21X1 U19 ( .A(n4), .B(n3), .C(funct[5]), .Y(n16) );
  NAND3X1 U20 ( .A(n2), .B(n1), .C(n5), .Y(n15) );
  INVX2 U4 ( .A(funct[4]), .Y(n1) );
  INVX2 U5 ( .A(funct[3]), .Y(n2) );
  INVX2 U6 ( .A(funct[2]), .Y(n3) );
  INVX2 U7 ( .A(funct[1]), .Y(n4) );
  INVX2 U8 ( .A(funct[0]), .Y(n5) );
  INVX2 U9 ( .A(aluop[0]), .Y(n6) );
endmodule
module mux2 WIDTH3 ( d0, d1, s, y );
  input [2:0] d0;
  input [2:0] d1;
  output [2:0] y;
  input s;
  wire n5, n6, n7, n1;
```

```
INVX2 U1 ( .A(n5), .Y(y[2]) );
  INVX2 U2 ( .A(n6), .Y(y[1]) );
  INVX2 U3 ( .A(n7), .Y(y[0]) );
  AOI22X1 U5 ( .A(d0[2]), .B(n1), .C(s), .D(d1[2]), .Y(n5) );
  AOI22X1 U6 (.A(d0[1]), .B(n1), .C(d1[1]), .D(s), .Y(n6));
  AOI22X1 U7 ( .A(d0[0]), .B(n1), .C(d1[0]), .D(s), .Y(n7) );
  INVX2 U4 ( .A(s), .Y(n1) );
endmodule
module dffen WIDTH8 3 (clk, en, d, q);
  input [7:0] d;
  output [7:0] q;
  input clk, en;
  wire n1, n3, n4, n5, n6, n7, n8, n9, n2, n10, n11, n12, n13, n14, n15, n16,
        n17;
  DFFPOSX1 q reg 7 ( .D(n2), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q reg 6 ( .D(n10), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q reg 5 ( .D(n11), .CLK(clk), .Q(q[5]) );
  DFFPOSX1 q reg 3 ( .D(n13), .CLK(clk), .Q(q[3]) );
  DFFPOSX1 q reg 2 ( .D(n14), .CLK(clk), .Q(q[2]) );
```

```
DFFPOSX1 q reg 0 ( .D(n16), .CLK(clk), .Q(q[0]) );
  AOI22X1 U3 ( .A(en), .B(d[0]), .C(q[0]), .D(n17), .Y(n1) );
  AOI22X1 U5 ( .A(d[1]), .B(en), .C(q[1]), .D(n17), .Y(n3));
  AOI22X1 U7 ( .A(d[2]), .B(en), .C(q[2]), .D(n17), .Y(n4) );
  AOI22X1 U9 ( .A(d[3]), .B(en), .C(q[3]), .D(n17), .Y(n5) );
  AOI22X1 U11 ( .A(d[4]), .B(en), .C(q[4]), .D(n17), .Y(n6));
  AOI22X1 U13 ( .A(d[5]), .B(en), .C(q[5]), .D(n17), .Y(n7) );
  AOI22X1 U15 ( .A(d[6]), .B(en), .C(q[6]), .D(n17), .Y(n8) );
  AOI22X1 U17 ( .A(d[7]), .B(en), .C(q[7]), .D(n17), .Y(n9));
  INVX2 U2 ( .A(n9), .Y(n2) );
  INVX2 U4 ( .A(n8), .Y(n10) );
  INVX2 U6 (.A(n7), .Y(n11));
  INVX2 U8 ( .A(n6), .Y(n12) );
  INVX2 U10 ( .A(n5), .Y(n13) );
  INVX2 U12 ( .A(n4), .Y(n14));
  INVX2 U14 ( .A(n3), .Y(n15) );
  INVX2 U16 ( .A(n1), .Y(n16) );
  INVX2 U18 ( .A(en), .Y(n17) );
endmodule
module dffen WIDTH8 2 (clk, en, d, q);
```

```
input [7:0] d;
output [7:0] q;
input clk, en;
wire n2, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22,
       n23, n24, n25;
DFFPOSX1 q reg 7 ( .D(n2), .CLK(clk), .Q(q[7]) );
DFFPOSX1 q reg 6 ( .D(n10), .CLK(clk), .Q(q[6]) );
DFFPOSX1 q_{reg_5} ( .D(n11), .CLK(clk), .Q(q[5]) );
DFFPOSX1 q reg 4 ( .D(n12), .CLK(clk), .Q(q[4]) );
DFFPOSX1 q reg 3 ( .D(n13), .CLK(clk), .Q(q[3]) );
DFFPOSX1 q_{eq_2} ( .D(n14), .CLK(clk), .Q(q[2]) );
\label{eq:def-def-DFFPOSX1} $q$_reg$_1$_( .D(n15), .CLK(clk), .Q(q[1]) );
DFFPOSX1 q reg 0 ( .D(n16), .CLK(clk), .Q(q[0]) );
AOI22X1 U3 ( .A(en), .B(d[0]), .C(q[0]), .D(n17), .Y(n25) );
AOI22X1 U5 ( .A(d[1]), .B(en), .C(q[1]), .D(n17), .Y(n24) );
AOI22X1 U7 ( .A(d[2]), .B(en), .C(q[2]), .D(n17), .Y(n23));
AOI22X1 U9 ( .A(d[3]), .B(en), .C(q[3]), .D(n17), .Y(n22) );
AOI22X1 U11 ( .A(d[4]), .B(en), .C(q[4]), .D(n17), .Y(n21));
AOI22X1 U13 (.A(d[5]), .B(en), .C(q[5]), .D(n17), .Y(n20));
AOI22X1 U15 (.A(d[6]), .B(en), .C(q[6]), .D(n17), .Y(n19));
AOI22X1 U17 (.A(d[7]), .B(en), .C(q[7]), .D(n17), .Y(n18));
INVX2 U2 ( .A(n18), .Y(n2) );
```

```
INVX2 U4 ( .A(n19), .Y(n10) );
  INVX2 U6 ( .A(n20), .Y(n11) );
  INVX2 U8 ( .A(n21), .Y(n12) );
  INVX2 U10 ( .A(n22), .Y(n13) );
  INVX2 U12 ( .A(n23), .Y(n14) );
  INVX2 U14 ( .A(n24), .Y(n15) );
  INVX2 U16 ( .A(n25), .Y(n16) );
  INVX2 U18 ( .A(en), .Y(n17) );
endmodule
module dffen_WIDTH8_1 ( clk, en, d, q );
  input [7:0] d;
  output [7:0] q;
  input clk, en;
  wire n2, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22,
         n23, n24, n25;
  DFFPOSX1 q reg 7 ( .D(n2), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q reg 6 ( .D(n10), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q_{eg_5} ( .D(n11), .CLK(clk), .Q(q[5]) );
  DFFPOSX1 q reg 4 ( .D(n12), .CLK(clk), .Q(q[4]) );
  DFFPOSX1 q_{reg_3} ( .D(n13), .CLK(clk), .Q(q[3]) );
```

```
DFFPOSX1 q reg 2 ( .D(n14), .CLK(clk), .Q(q[2]) );
 DFFPOSX1 q reg 1 ( .D(n15), .CLK(clk), .Q(q[1]) );
 DFFPOSX1 q reg 0 ( .D(n16), .CLK(clk), .Q(q[0]) );
 AOI22X1 U3 ( .A(en), .B(d[0]), .C(q[0]), .D(n17), .Y(n25) );
 AOI22X1 U5 ( .A(d[1]), .B(en), .C(q[1]), .D(n17), .Y(n24) );
 AOI22X1 U7 ( .A(d[2]), .B(en), .C(q[2]), .D(n17), .Y(n23) );
 AOI22X1 U9 ( .A(d[3]), .B(en), .C(q[3]), .D(n17), .Y(n22) );
 AOI22X1 U11 ( .A(d[4]), .B(en), .C(q[4]), .D(n17), .Y(n21));
 AOI22X1 U13 ( .A(d[5]), .B(en), .C(q[5]), .D(n17), .Y(n20));
 AOI22X1 U15 (.A(d[6]), .B(en), .C(q[6]), .D(n17), .Y(n19));
 AOI22X1 U17 (.A(d[7]), .B(en), .C(q[7]), .D(n17), .Y(n18));
 INVX2 U2 ( .A(n18), .Y(n2) );
 INVX2 U4 ( .A(n19), .Y(n10) );
 INVX2 U6 ( .A(n20), .Y(n11) );
 INVX2 U8 ( .A(n21), .Y(n12) );
 INVX2 U10 ( .A(n22), .Y(n13) );
 INVX2 U12 ( .A(n23), .Y(n14) );
 INVX2 U14 ( .A(n24), .Y(n15) );
 INVX2 U16 ( .A(n25), .Y(n16) );
 INVX2 U18 ( .A(en), .Y(n17) );
endmodule
```

```
module dffen_WIDTH8_0 ( clk, en, d, q );
  input [7:0] d;
  output [7:0] q;
  input clk, en;
  wire n2, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22,
         n23, n24, n25;
  DFFPOSX1 q reg 7 ( .D(n2), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q reg 6 ( .D(n10), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q reg 5 ( .D(n11), .CLK(clk), .Q(q[5]) );
  DFFPOSX1 q reg 4 ( .D(n12), .CLK(clk), .Q(q[4]) );
  DFFPOSX1 q_{eg_3} ( .D(n13), .CLK(clk), .Q(q[3]) );
  \label{eq:def-def-DFFPOSX1} $q_{\text{reg}_2}(.D(n14),.CLK(clk),.Q(q[2]));$
  DFFPOSX1 q reg 1 ( .D(n15), .CLK(clk), .Q(q[1]) );
  DFFPOSX1 q reg 0 ( .D(n16), .CLK(clk), .Q(q[0]) );
  AOI22X1 U3 ( .A(en), .B(d[0]), .C(q[0]), .D(n17), .Y(n25) );
  AOI22X1 U5 ( .A(d[1]), .B(en), .C(q[1]), .D(n17), .Y(n24));
  AOI22X1 U7 ( .A(d[2]), .B(en), .C(q[2]), .D(n17), .Y(n23) );
  AOI22X1 U9 ( .A(d[3]), .B(en), .C(q[3]), .D(n17), .Y(n22) );
  AOI22X1 U11 (.A(d[4]), .B(en), .C(q[4]), .D(n17), .Y(n21));
  AOI22X1 U13 (.A(d[5]), .B(en), .C(q[5]), .D(n17), .Y(n20));
  AOI22X1 U15 (.A(d[6]), .B(en), .C(q[6]), .D(n17), .Y(n19));
  AOI22X1 U17 ( .A(d[7]), .B(en), .C(q[7]), .D(n17), .Y(n18));
```

```
INVX2 U2 ( .A(n18), .Y(n2) );
  INVX2 U4 ( .A(n19), .Y(n10));
  INVX2 U6 ( .A(n20), .Y(n11) );
  INVX2 U8 ( .A(n21), .Y(n12) );
  INVX2 U10 ( .A(n22), .Y(n13) );
  INVX2 U12 ( .A(n23), .Y(n14) );
  INVX2 U14 ( .A(n24), .Y(n15) );
  INVX2 U16 ( .A(n25), .Y(n16) );
  INVX2 U18 ( .A(en), .Y(n17) );
endmodule
module dffenr WIDTH8 ( clk, reset, en, d, q );
  input [7:0] d;
  output [7:0] q;
  input clk, reset, en;
  wire n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n1, n2, n3, n4, n5,
         n6, n7, n8, n9;
  DFFPOSX1 q reg 7 ( .D(n2), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q_{eg_6} ( .D(n3), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q reg 5 ( .D(n4), .CLK(clk), .Q(q[5]) );
  \label{eq:def-def-def} $$ DFFPOSX1 q_reg_4_ ( .D(n5), .CLK(clk), .Q(q[4]) ); $$
```

```
DFFPOSX1 q reg 3 ( .D(n6), .CLK(clk), .Q(q[3]) );
DFFPOSX1 q reg 2 ( .D(n7), .CLK(clk), .Q(q[2]) );
DFFPOSX1 q reg 1 ( .D(n8), .CLK(clk), .Q(q[1]) );
DFFPOSX1 q_{eq_0} ( .D(n1), .CLK(clk), .Q(q[0]) );
AOI22X1 U12 (.A(d[0]), .B(n11), .C(q[0]), .D(n12), .Y(n10));
AOI22X1 U13 ( .A(d[1]), .B(n11), .C(q[1]), .D(n12), .Y(n13) );
AOI22X1 U14 (.A(d[2]), .B(n11), .C(q[2]), .D(n12), .Y(n14));
AOI22X1 U15 (.A(d[3]), .B(n11), .C(q[3]), .D(n12), .Y(n15));
AOI22X1 \ U16 \ ( \ .A(d[4]), \ .B(n11), \ .C(q[4]), \ .D(n12), \ .Y(n16) \ );
AOI22X1 U17 (.A(d[5]), .B(n11), .C(q[5]), .D(n12), .Y(n17));
AOI22X1 U18 (.A(d[6]), .B(n11), .C(q[6]), .D(n12), .Y(n18));
AOI22X1 U19 ( .A(d[7]), .B(n11), .C(q[7]), .D(n12), .Y(n19) );
NOR2X1 U20 ( .A(reset), .B(n11), .Y(n12) );
NOR2X1 U21 ( .A(n9), .B(reset), .Y(n11) );
INVX2 U3 ( .A(n10), .Y(n1) );
INVX2 U4 ( .A(n19), .Y(n2) );
INVX2 U5 ( .A(n18), .Y(n3) );
INVX2 U6 ( .A(n17), .Y(n4) );
INVX2 U7 ( .A(n16), .Y(n5) );
INVX2 U8 ( .A(n15), .Y(n6) );
INVX2 U9 ( .A(n14), .Y(n7) );
INVX2 U10 ( .A(n13), .Y(n8) );
INVX2 U11 ( .A(en), .Y(n9));
```

```
endmodule
```

```
module dff WIDTH8 3 ( clk, d, q );
 input [7:0] d;
 output [7:0] q;
 input clk;
 DFFPOSX1 q_{eq_7} ( .D(d[7]), .CLK(clk), .Q(q[7]) );
 DFFPOSX1 q reg 6 ( .D(d[6]), .CLK(clk), .Q(q[6]) );
 DFFPOSX1 q_{reg_5} ( .D(d[5]), .CLK(clk), .Q(q[5]) );
 DFFPOSX1 q reg 4 ( .D(d[4]), .CLK(clk), .Q(q[4]) );
 DFFPOSX1 q reg 3 ( .D(d[3]), .CLK(clk), .Q(q[3]) );
 DFFPOSX1 q reg 0 ( .D(d[0]), .CLK(clk), .Q(q[0]) );
endmodule
module dff_WIDTH8_2 ( clk, d, q );
 input [7:0] d;
 output [7:0] q;
```

```
input clk;
  DFFPOSX1 q reg 7 ( .D(d[7]), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q reg 6 ( .D(d[6]), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q_{reg_5} ( .D(d[5]), .CLK(clk), .Q(q[5]) );
  DFFPOSX1 q reg 4 ( .D(d[4]), .CLK(clk), .Q(q[4]) );
  DFFPOSX1 q reg 3 ( .D(d[3]), .CLK(clk), .Q(q[3]) );
 \label{eq:def-def-def} \mbox{DFFPOSX1 } \mbox{q\_reg\_1\_ ( .D(d[1]), .CLK(clk), .Q(q[1]) );}
  DFFPOSX1 q reg 0 ( .D(d[0]), .CLK(clk), .Q(q[0]) );
endmodule
module dff WIDTH8 1 (clk, d, q);
  input [7:0] d;
  output [7:0] q;
  input clk;
  DFFPOSX1 q_{reg_7} ( .D(d[7]), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q reg 6 ( .D(d[6]), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q reg 5 ( .D(d[5]), .CLK(clk), .Q(q[5]) );
```

```
DFFPOSX1 q reg 4 ( .D(d[4]), .CLK(clk), .Q(q[4]) );
  DFFPOSX1 q reg 3 ( .D(d[3]), .CLK(clk), .Q(q[3]) );
  DFFPOSX1 q reg 2 ( .D(d[2]), .CLK(clk), .Q(q[2]) );
  DFFPOSX1 q reg 1 ( .D(d[1]), .CLK(clk), .Q(q[1]) );
  endmodule
module dff WIDTH8 0 (clk, d, q);
  input [7:0] d;
 output [7:0] q;
  input clk;
  DFFPOSX1 q reg 7 ( .D(d[7]), .CLK(clk), .Q(q[7]) );
  DFFPOSX1 q reg 6 ( .D(d[6]), .CLK(clk), .Q(q[6]) );
  DFFPOSX1 q reg 5 ( .D(d[5]), .CLK(clk), .Q(q[5]) );
  DFFPOSX1 q reg 4 ( .D(d[4]), .CLK(clk), .Q(q[4]) );
  DFFPOSX1 q reg 3 ( .D(d[3]), .CLK(clk), .Q(q[3]) );
  DFFPOSX1 q reg 2 ( .D(d[2]), .CLK(clk), .Q(q[2]) );
  DFFPOSX1 q_{reg_1}(.D(d[1]), .CLK(clk), .Q(q[1]));
  DFFPOSX1 q reg 0 ( .D(d[0]), .CLK(clk), .Q(q[0]) );
endmodule
```

```
module mux2 WIDTH8 2 ( d0, d1, s, y );
  input [7:0] d0;
  input [7:0] d1;
  output [7:0] y;
  input s;
  wire n10, n11, n12, n13, n14, n15, n16, n17, n1;
  INVX2 U1 ( .A(n10), .Y(y[7]));
  INVX2 U2 ( .A(n11), .Y(y[6]) );
  INVX2 U3 ( .A(n12), .Y(y[5]) );
  INVX2 U4 ( .A(n13), .Y(y[4]) );
  INVX2 U5 ( .A(n14), .Y(y[3]) );
  INVX2 U6 ( .A(n15), .Y(y[2]) );
  INVX2 U7 ( .A(n16), .Y(y[1]));
  INVX2 U8 ( .A(n17), .Y(y[0]) );
  AOI22X1 U10 (.A(d0[7]), .B(n1), .C(s), .D(d1[7]), .Y(n10));
  AOI22X1 U11 ( .A(d0[6]), .B(n1), .C(d1[6]), .D(s), .Y(n11) );
  AOI22X1 U12 ( .A(d0[5]), .B(n1), .C(d1[5]), .D(s), .Y(n12) );
  AOI22X1 U13 ( .A(d0[4]), .B(n1), .C(d1[4]), .D(s), .Y(n13) );
  AOI22X1 U14 (.A(d0[3]), .B(n1), .C(d1[3]), .D(s), .Y(n14));
  AOI22X1 U15 ( .A(d0[2]), .B(n1), .C(d1[2]), .D(s), .Y(n15) );
```

```
AOI22X1 U16 (.A(d0[1]), .B(n1), .C(d1[1]), .D(s), .Y(n16));
  AOI22X1 U17 ( .A(d0[0]), .B(n1), .C(d1[0]), .D(s), .Y(n17) );
  INVX2 U9 ( .A(s), .Y(n1) );
endmodule
module mux2 WIDTH8 1 ( d0, d1, s, y );
  input [7:0] d0;
  input [7:0] d1;
  output [7:0] y;
  input s;
  wire n1, n2, n3, n4, n5, n6, n7, n8, n9;
  INVX2 U1 ( .A(n9), .Y(y[7]));
  INVX2 U2 ( .A(n8), .Y(y[6]) );
  INVX2 U3 ( .A(n7), .Y(y[5]) );
  INVX2 U4 ( .A(n6), .Y(y[4]) );
  INVX2 U5 ( .A(n5), .Y(y[3]) );
  INVX2 U6 ( .A(n4), .Y(y[2]) );
  INVX2 U7 ( .A(n3), .Y(y[1]));
  INVX2 U8 ( .A(n2), .Y(y[0]));
  AOI22X1 U10 ( .A(d0[7]), .B(n1), .C(s), .D(d1[7]), .Y(n9) );
  AOI22X1 U11 ( .A(d0[6]), .B(n1), .C(d1[6]), .D(s), .Y(n8));
```

```
AOI22X1 U12 ( .A(d0[5]), .B(n1), .C(d1[5]), .D(s), .Y(n7) );
  AOI22X1 U13 ( .A(d0[4]), .B(n1), .C(d1[4]), .D(s), .Y(n6));
  AOI22X1 U14 ( .A(d0[3]), .B(n1), .C(d1[3]), .D(s), .Y(n5) );
  AOI22X1 U15 ( .A(d0[2]), .B(n1), .C(d1[2]), .D(s), .Y(n4) );
  AOI22X1 U16 ( .A(d0[1]), .B(n1), .C(d1[1]), .D(s), .Y(n3) );
  AOI22X1 U17 ( .A(d0[0]), .B(n1), .C(d1[0]), .D(s), .Y(n2) );
  INVX2 U9 ( .A(s), .Y(n1) );
endmodule
module mux4 WIDTH8 1 ( d0, d1, d2, d3, s, y );
  input [7:0] d0;
  input [7:0] d1;
  input [7:0] d2;
  input [7:0] d3;
  input [1:0] s;
  output [7:0] y;
  wire n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n1;
  AND2X2 U1 ( .A(s[1]), .B(n1), .Y(n5));
  AND2X2 U2 ( .A(s[1]), .B(s[0]), .Y(n4));
  NAND2X1 U4 ( .A(n2), .B(n3), .Y(y[7]) );
```

```
AOI22X1 U5 ( .A(d3[7]), .B(n4), .C(d2[7]), .D(n5), .Y(n3) );
AOI22X1 U6 ( .A(d1[7]), .B(n6), .C(d0[7]), .D(n7), .Y(n2) );
NAND2X1 U7 ( .A(n8), .B(n9), .Y(y[6]) );
AOI22X1 U8 ( .A(d3[6]), .B(n4), .C(d2[6]), .D(n5), .Y(n9) );
AOI22X1 U9 ( .A(d1[6]), .B(n6), .C(d0[6]), .D(n7), .Y(n8) );
NAND2X1 U10 ( .A(n10), .B(n11), .Y(y[5]) );
AOI22X1 U11 ( .A(d3[5]), .B(n4), .C(d2[5]), .D(n5), .Y(n11) );
AOI22X1 U12 (.A(d1[5]), .B(n6), .C(d0[5]), .D(n7), .Y(n10));
NAND2X1 U13 ( .A(n12), .B(n13), .Y(y[4]) );
AOI22X1 U14 (.A(d3[4]), .B(n4), .C(d2[4]), .D(n5), .Y(n13));
AOI22X1 U15 ( .A(d1[4]), .B(n6), .C(d0[4]), .D(n7), .Y(n12) );
NAND2X1 U16 ( .A(n14), .B(n15), .Y(y[3]) );
AOI22X1 U17 (.A(d3[3]), .B(n4), .C(d2[3]), .D(n5), .Y(n15));
AOI22X1 U18 (.A(d1[3]), .B(n6), .C(d0[3]), .D(n7), .Y(n14));
NAND2X1 U19 ( .A(n16), .B(n17), .Y(y[2]) );
AOI22X1 U20 (.A(d3[2]), .B(n4), .C(d2[2]), .D(n5), .Y(n17));
AOI22X1 U21 (.A(d1[2]), .B(n6), .C(d0[2]), .D(n7), .Y(n16));
NAND2X1 U22 ( .A(n18), .B(n19), .Y(y[1]) );
AOI22X1 U23 (.A(d3[1]), .B(n4), .C(d2[1]), .D(n5), .Y(n19));
AOI22X1 U24 (.A(d1[1]), .B(n6), .C(d0[1]), .D(n7), .Y(n18));
NAND2X1 U25 ( .A(n20), .B(n21), .Y(y[0]) );
AOI22X1 U26 (.A(d3[0]), .B(n4), .C(d2[0]), .D(n5), .Y(n21));
AOI22X1 U27 (.A(d1[0]), .B(n6), .C(d0[0]), .D(n7), .Y(n20));
```

```
NOR2X1 U28 ( .A(s[0]), .B(s[1]), .Y(n7) );
  NOR2X1 U29 ( .A(n1), .B(s[1]), .Y(n6) );
  INVX2 U3 ( .A(s[0]), .Y(n1) );
endmodule
module mux4 WIDTH8 0 ( d0, d1, d2, d3, s, y );
  input [7:0] d0;
  input [7:0] d1;
  input [7:0] d2;
  input [7:0] d3;
  input [1:0] s;
  output [7:0] y;
  wire n1, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n40, n41;
  AND2X2 U1 ( .A(s[1]), .B(n1), .Y(n38));
  AND2X2 U2 ( .A(s[1]), .B(s[0]), .Y(n39));
  NAND2X1 U4 ( .A(n41), .B(n40), .Y(y[7]) );
  AOI22X1 U5 (.A(d3[7]), .B(n39), .C(d2[7]), .D(n38), .Y(n40));
  AOI22X1 U6 (.A(d1[7]), .B(n37), .C(d0[7]), .D(n36), .Y(n41));
  NAND2X1 U7 ( .A(n35), .B(n34), .Y(y[6]) );
  AOI22X1 U8 ( .A(d3[6]), .B(n39), .C(d2[6]), .D(n38), .Y(n34) );
```

```
AOI22X1 U9 (.A(d1[6]), .B(n37), .C(d0[6]), .D(n36), .Y(n35));
 NAND2X1 U10 ( .A(n33), .B(n32), .Y(y[5]));
 AOI22X1 U11 ( .A(d3[5]), .B(n39), .C(d2[5]), .D(n38), .Y(n32) );
 AOI22X1 U12 ( .A(d1[5]), .B(n37), .C(d0[5]), .D(n36), .Y(n33) );
 NAND2X1 U13 ( .A(n31), .B(n30), .Y(y[4]) );
 AOI22X1 U14 ( .A(d3[4]), .B(n39), .C(d2[4]), .D(n38), .Y(n30) );
 AOI22X1 U15 ( .A(d1[4]), .B(n37), .C(d0[4]), .D(n36), .Y(n31) );
 NAND2X1 U16 ( .A(n29), .B(n28), .Y(y[3]) );
 AOI22X1 U17 (.A(d3[3]), .B(n39), .C(d2[3]), .D(n38), .Y(n28));
 AOI22X1 U18 ( .A(d1[3]), .B(n37), .C(d0[3]), .D(n36), .Y(n29) );
 NAND2X1 U19 ( .A(n27), .B(n26), .Y(y[2]) );
 AOI22X1 U20 (.A(d3[2]), .B(n39), .C(d2[2]), .D(n38), .Y(n26));
 AOI22X1 U21 ( .A(d1[2]), .B(n37), .C(d0[2]), .D(n36), .Y(n27) );
 NAND2X1 U22 ( .A(n25), .B(n24), .Y(y[1]));
 AOI22X1 U23 (.A(d3[1]), .B(n39), .C(d2[1]), .D(n38), .Y(n24));
 AOI22X1 U24 ( .A(d1[1]), .B(n37), .C(d0[1]), .D(n36), .Y(n25) );
 NAND2X1 U25 ( .A(n23), .B(n22), .Y(y[0]) );
 AOI22X1 U26 (.A(d3[0]), .B(n39), .C(d2[0]), .D(n38), .Y(n22));
 AOI22X1 U27 (.A(d1[0]), .B(n37), .C(d0[0]), .D(n36), .Y(n23));
 NOR2X1 U28 ( .A(s[0]), .B(s[1]), .Y(n36) );
 NOR2X1 U29 ( .A(n1), .B(s[1]), .Y(n37) );
 INVX2 U3 ( .A(s[0]), .Y(n1) );
endmodule
```

```
module mux2 WIDTH8 0 ( d0, d1, s, y );
  input [7:0] d0;
  input [7:0] d1;
  output [7:0] y;
  input s;
  wire n1, n2, n3, n4, n5, n6, n7, n8, n9;
  INVX2 U1 ( .A(n9), .Y(y[7]) );
  INVX2 U2 ( .A(n8), .Y(y[6]));
  INVX2 U3 ( .A(n7), .Y(y[5]) );
  INVX2 U4 ( .A(n6), .Y(y[4]) );
  INVX2 U5 ( .A(n5), .Y(y[3]) );
  INVX2 U6 ( .A(n4), .Y(y[2]) );
  INVX2 U7 ( .A(n3), .Y(y[1]));
  INVX2 U8 ( .A(n2), .Y(y[0]));
  AOI22X1 U10 ( .A(d0[7]), .B(n1), .C(s), .D(d1[7]), .Y(n9) );
  AOI22X1 U11 ( .A(d0[6]), .B(n1), .C(d1[6]), .D(s), .Y(n8));
  AOI22X1 U12 ( .A(d0[5]), .B(n1), .C(d1[5]), .D(s), .Y(n7));
  AOI22X1 U13 ( .A(d0[4]), .B(n1), .C(d1[4]), .D(s), .Y(n6) );
  AOI22X1 U14 ( .A(d0[3]), .B(n1), .C(d1[3]), .D(s), .Y(n5) );
  AOI22X1 U15 ( .A(d0[2]), .B(n1), .C(d1[2]), .D(s), .Y(n4) );
```

```
AOI22X1 U16 ( .A(d0[1]), .B(n1), .C(d1[1]), .D(s), .Y(n3) );
  AOI22X1 U17 ( .A(d0[0]), .B(n1), .C(d1[0]), .D(s), .Y(n2) );
  INVX2 U9 ( .A(s), .Y(n1) );
endmodule
module regfile WIDTH8 REGBITS3 (clk, regwrite, ra1, ra2, wa, wd, rd1, rd2);
  input [2:0] ra1;
  input [2:0] ra2;
  input [2:0] wa;
  input [7:0] wd;
  output [7:0] rd1;
  output [7:0] rd2;
  input clk, regwrite;
  wire N37, N38, N39, N40, N41, N42, N43, N44, N47, N48, N49, N50, N51, N52,
        N53, N54, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25,
         n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39,
         n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53,
        n54, n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67,
         n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81,
         n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95,
         n96, n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107,
        n108, n109, n110, n111, n112, n113, n114, n115, n116, n117, n118,
```

```
n119, n120, n121, n122, n123, n124, n125, n126, n127, n128, n129,
       n130, n131, n132, n133, n134, n135, n136, n137, n138, n139, n140,
       n141, n142, n143, n144, n145, n146, n147, n148, n149, n150, n151,
       n152, n153, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13,
       n154, n155, n156, n157, n158, n159, n160, n161, n162, n163, n164,
       n165, n166, n167, n168, n169, n170, n171, n172, n173, n174, n175,
       n176, n177, n178, n179, n180, n181, n182, n183, n184, n185, n186,
       n187, n188, n189, n190, n191, n192, n193, n194, n195, n196, n197,
      n198, n199, n200, n201, n202, n203, n204, n205, n206, n207, n208,
       n209, n210, n211, n212, n213, n214, n215, n216, n217, n218, n219,
       n220, n221, n222, n223, n224, n225, n226, n227, n228, n229, n230,
       n231, n232, n233, n234, n235, n236, n237, n238, n239, n240, n241,
       n242, n243, n244, n245, n246, n247, n248, n249, n250, n251, n252,
       n253, n254, n255, n256, n257, n258, n259, n260, n261, n262, n263,
       n264, n265, n266, n267, n268, n269, n270, n271, n272, n273, n274,
      n275, n276, n277, n278, n279, n280, n281, n282, n283, n284, n285,
       n286, n287;
      [63:0] RAM;
wire
DFFPOSX1 RAM reg 7 7 ( .D(n153), .CLK(clk), .Q(RAM[63]) );
DFFPOSX1 RAM reg 7 6 ( .D(n152), .CLK(clk), .Q(RAM[62]) );
DFFPOSX1 RAM reg 7 5 ( .D(n151), .CLK(clk), .Q(RAM[61]) );
DFFPOSX1 RAM reg 7 4 ( .D(n150), .CLK(clk), .Q(RAM[60]) );
```

```
DFFPOSX1 RAM reg 7 3 ( .D(n149), .CLK(clk), .Q(RAM[59]) );
DFFPOSX1 RAM reg 7 2 ( .D(n148), .CLK(clk), .Q(RAM[58]) );
DFFPOSX1 RAM reg 7 1 ( .D(n147), .CLK(clk), .Q(RAM[57]) );
DFFPOSX1 RAM reg 7 0 (.D(n146), .CLK(clk), .Q(RAM[56]));
DFFPOSX1 RAM reg 6 7 ( .D(n145), .CLK(clk), .Q(RAM[55]) );
DFFPOSX1 RAM reg 6 6 ( .D(n144), .CLK(clk), .Q(RAM[54]) );
DFFPOSX1 RAM reg 6 5 ( .D(n143), .CLK(clk), .Q(RAM[53]) );
DFFPOSX1 RAM reg 6 4 ( .D(n142), .CLK(clk), .Q(RAM[52]) );
DFFPOSX1 RAM reg 6 3 ( .D(n141), .CLK(clk), .Q(RAM[51]) );
DFFPOSX1 RAM reg 6 2 ( .D(n140), .CLK(clk), .Q(RAM[50]) );
DFFPOSX1 RAM reg 6 1 ( .D(n139), .CLK(clk), .Q(RAM[49]) );
DFFPOSX1 RAM reg 6 0 (.D(n138), .CLK(clk), .Q(RAM[48]));
DFFPOSX1 RAM reg 5 7 ( .D(n137), .CLK(clk), .Q(RAM[47]) );
DFFPOSX1 RAM reg 5 6 (.D(n136), .CLK(clk), .Q(RAM[46]));
DFFPOSX1 RAM reg 5 5 ( .D(n135), .CLK(clk), .Q(RAM[45]) );
DFFPOSX1 RAM reg 5 4 ( .D(n134), .CLK(clk), .Q(RAM[44]) );
DFFPOSX1 RAM reg 5 3 ( .D(n133), .CLK(clk), .Q(RAM[43]) );
DFFPOSX1 RAM reg 5 2 ( .D(n132), .CLK(clk), .Q(RAM[42]) );
DFFPOSX1 RAM reg 5 1 (.D(n131), .CLK(clk), .Q(RAM[41]));
DFFPOSX1 RAM reg 5 0 (.D(n130), .CLK(clk), .Q(RAM[40]));
DFFPOSX1 RAM reg 4 7 ( .D(n129), .CLK(clk), .Q(RAM[39]) );
DFFPOSX1 RAM reg 4 6 ( .D(n128), .CLK(clk), .Q(RAM[38]) );
DFFPOSX1 RAM reg 4 5 ( .D(n127), .CLK(clk), .Q(RAM[37]) );
```

```
DFFPOSX1 RAM reg 4 4 ( .D(n126), .CLK(clk), .Q(RAM[36]) );
DFFPOSX1 RAM reg 4 3 ( .D(n125), .CLK(clk), .Q(RAM[35]) );
DFFPOSX1 RAM reg_4_2_ ( .D(n124), .CLK(clk), .Q(RAM[34]) );
DFFPOSX1 RAM reg 4 1 ( .D(n123), .CLK(clk), .Q(RAM[33]) );
DFFPOSX1 RAM reg 4 0 ( .D(n122), .CLK(clk), .Q(RAM[32]) );
DFFPOSX1 RAM reg 3 7 ( .D(n121), .CLK(clk), .Q(RAM[31]) );
DFFPOSX1 RAM reg 3 6 ( .D(n120), .CLK(clk), .Q(RAM[30]) );
DFFPOSX1 RAM reg 3 5 (.D(n119), .CLK(clk), .Q(RAM[29]));
DFFPOSX1 RAM reg 3 4 ( .D(n118), .CLK(clk), .Q(RAM[28]) );
DFFPOSX1 RAM reg 3 3 ( .D(n117), .CLK(clk), .Q(RAM[27]) );
DFFPOSX1 RAM reg 3 2 ( .D(n116), .CLK(clk), .Q(RAM[26]) );
DFFPOSX1 RAM reg 3 1 ( .D(n115), .CLK(clk), .Q(RAM[25]) );
DFFPOSX1 RAM reg 3 0 (.D(n114), .CLK(clk), .Q(RAM[24]));
DFFPOSX1 RAM reg 2 7 (.D(n113), .CLK(clk), .Q(RAM[23]));
DFFPOSX1 RAM reg 2 6 ( .D(n112), .CLK(clk), .Q(RAM[22]) );
DFFPOSX1 RAM reg 2 5 ( .D(n111), .CLK(clk), .Q(RAM[21]) );
DFFPOSX1 RAM reg 2 4 ( .D(n110), .CLK(clk), .Q(RAM[20]) );
DFFPOSX1 RAM reg 2 3 ( .D(n109), .CLK(clk), .Q(RAM[19]) );
DFFPOSX1 RAM reg 2 2 ( .D(n108), .CLK(clk), .Q(RAM[18]) );
DFFPOSX1 RAM reg 2 1 (.D(n107), .CLK(clk), .Q(RAM[17]));
DFFPOSX1 RAM reg 2 0 (.D(n106), .CLK(clk), .Q(RAM[16]));
DFFPOSX1 RAM reg 1 7 ( .D(n105), .CLK(clk), .Q(RAM[15]) );
DFFPOSX1 RAM reg 1 6 ( .D(n104), .CLK(clk), .Q(RAM[14]) );
```

```
DFFPOSX1 RAM reg 1 5 ( .D(n103), .CLK(clk), .Q(RAM[13]) );
DFFPOSX1 RAM reg 1 4 ( .D(n102), .CLK(clk), .Q(RAM[12]) );
DFFPOSX1 RAM reg 1 3 ( .D(n101), .CLK(clk), .Q(RAM[11]) );
DFFPOSX1 RAM reg 1 2 ( .D(n100), .CLK(clk), .Q(RAM[10]) );
DFFPOSX1 RAM reg 1 1 ( .D(n99), .CLK(clk), .Q(RAM[9]) );
DFFPOSX1 RAM reg_1__0 ( .D(n98), .CLK(clk), .Q(RAM[8]) );
DFFPOSX1 RAM reg 0 6 (.D(n96), .CLK(clk), .Q(RAM[6]));
DFFPOSX1 RAM reg 0 5 ( .D(n95), .CLK(clk), .Q(RAM[5]) );
DFFPOSX1 RAM reg 0 4 ( .D(n94), .CLK(clk), .Q(RAM[4]) );
DFFPOSX1 RAM reg 0 3 ( .D(n93), .CLK(clk), .Q(RAM[3]) );
DFFPOSX1 RAM reg_0_2_ ( .D(n92), .CLK(clk), .Q(RAM[2]) );
DFFPOSX1 RAM reg 0 1 ( .D(n91), .CLK(clk), .Q(RAM[1]));
DFFPOSX1 RAM reg 0 0 (.D(n90), .CLK(clk), .Q(RAM[0]));
AND2X2 U2 ( .A(N47), .B(n286), .Y(rd2[7]));
AND2X2 U3 ( .A(N48), .B(n286), .Y(rd2[6]));
AND2X2 U4 ( .A(N49), .B(n286), .Y(rd2[5]) );
AND2X2 U5 ( .A(N50), .B(n286), .Y(rd2[4]));
AND2X2 U6 ( .A(N51), .B(n286), .Y(rd2[3]) );
AND2X2 U7 ( .A(N52), .B(n286), .Y(rd2[2]) );
AND2X2 U8 ( .A(N53), .B(n286), .Y(rd2[1]));
AND2X2 U9 ( .A(N54), .B(n286), .Y(rd2[0]));
AND2X2 U10 ( .A(N37), .B(n285), .Y(rd1[7]));
```

```
AND2X2 U11 ( .A(N38), .B(n285), .Y(rd1[6]) );
AND2X2 U12 ( .A(N39), .B(n285), .Y(rd1[5]));
AND2X2 U13 ( .A(N40), .B(n285), .Y(rd1[4]) );
AND2X2 U14 ( .A(N41), .B(n285), .Y(rd1[3]) );
AND2X2 U15 ( .A(N42), .B(n285), .Y(rd1[2]) );
AND2X2 U16 ( .A(N43), .B(n285), .Y(rd1[1]) );
AND2X2 U17 ( .A(N44), .B(n285), .Y(rd1[0]) );
AND2X2 U18 ( .A(wa[2]), .B(regwrite), .Y(n31) );
NOR3X1 U32 ( .A(ra2[1]), .B(ra2[2]), .C(ra2[0]), .Y(n14) );
NOR3X1 U33 ( .A(ra1[1]), .B(ra1[2]), .C(ra1[0]), .Y(n15) );
OAI21X1 U34 ( .A(n260), .B(n279), .C(n17), .Y(n141) );
NAND2X1 U35 ( .A(RAM[51]), .B(n260), .Y(n17) );
OAI21X1 U36 ( .A(n260), .B(n278), .C(n18), .Y(n142) );
NAND2X1 U37 ( .A(RAM[52]), .B(n260), .Y(n18) );
OAI21X1 U38 ( .A(n260), .B(n277), .C(n19), .Y(n143) );
NAND2X1 U39 ( .A(RAM[53]), .B(n260), .Y(n19) );
OAI21X1 U40 ( .A(n260), .B(n276), .C(n20), .Y(n144) );
NAND2X1 U41 ( .A(RAM[54]), .B(n260), .Y(n20) );
OAI21X1 U42 ( .A(n260), .B(n275), .C(n21), .Y(n145));
NAND2X1 U43 ( .A(RAM[55]), .B(n260), .Y(n21) );
OAI21X1 U44 ( .A(n274), .B(n282), .C(n23), .Y(n146) );
NAND2X1 U45 ( .A(RAM[56]), .B(n274), .Y(n23) );
OAI21X1 U46 ( .A(n274), .B(n281), .C(n24), .Y(n147) );
```

```
NAND2X1 U47 ( .A(RAM[57]), .B(n274), .Y(n24) );
OAI21X1 U48 ( .A(n274), .B(n280), .C(n25), .Y(n148) );
NAND2X1 U49 ( .A(RAM[58]), .B(n274), .Y(n25) );
OAI21X1 U50 ( .A(n279), .B(n274), .C(n26), .Y(n149) );
NAND2X1 U51 ( .A(RAM[59]), .B(n274), .Y(n26) );
OAI21X1 U52 ( .A(n278), .B(n274), .C(n27), .Y(n150) );
NAND2X1 U53 ( .A(RAM[60]), .B(n274), .Y(n27) );
OAI21X1 U54 ( .A(n277), .B(n274), .C(n28), .Y(n151) );
NAND2X1 U55 ( .A(RAM[61]), .B(n274), .Y(n28) );
OAI21X1 U56 ( .A(n276), .B(n274), .C(n29), .Y(n152));
NAND2X1 U57 ( .A(RAM[62]), .B(n274), .Y(n29) );
OAI21X1 U58 ( .A(n275), .B(n274), .C(n30), .Y(n153) );
NAND2X1 U59 ( .A(RAM[63]), .B(n274), .Y(n30));
NAND3X1 U60 ( .A(wa[1]), .B(n31), .C(wa[0]), .Y(n22));
OAI21X1 U61 ( .A(n282), .B(n272), .C(n33), .Y(n90) );
NAND2X1 U62 ( .A(RAM[0]), .B(n272), .Y(n33) );
OAI21X1 U63 ( .A(n281), .B(n272), .C(n34), .Y(n91) );
NAND2X1 U64 ( .A(RAM[1]), .B(n272), .Y(n34) );
OAI21X1 U65 ( .A(n280), .B(n272), .C(n35), .Y(n92));
NAND2X1 U66 ( .A(RAM[2]), .B(n272), .Y(n35) );
OAI21X1 U67 ( .A(n279), .B(n272), .C(n36), .Y(n93) );
NAND2X1 U68 ( .A(RAM[3]), .B(n272), .Y(n36) );
OAI21X1 U69 ( .A(n278), .B(n272), .C(n37), .Y(n94) );
```

```
NAND2X1 U70 ( .A(RAM[4]), .B(n272), .Y(n37) );
OAI21X1 U71 ( .A(n277), .B(n272), .C(n38), .Y(n95) );
NAND2X1 U72 ( .A(RAM[5]), .B(n272), .Y(n38) );
OAI21X1 U73 ( .A(n276), .B(n272), .C(n39), .Y(n96) );
NAND2X1 U74 ( .A(RAM[6]), .B(n272), .Y(n39) );
OAI21X1 U75 ( .A(n275), .B(n272), .C(n40), .Y(n97) );
NAND2X1 U76 ( .A(RAM[7]), .B(n272), .Y(n40) );
NAND3X1 U77 ( .A(n284), .B(n283), .C(n41), .Y(n32));
OAI21X1 U78 ( .A(n282), .B(n270), .C(n43), .Y(n98));
NAND2X1 U79 ( .A(RAM[8]), .B(n270), .Y(n43) );
OAI21X1 U80 ( .A(n281), .B(n270), .C(n44), .Y(n99) );
NAND2X1 U81 ( .A(RAM[9]), .B(n270), .Y(n44) );
OAI21X1 U82 ( .A(n280), .B(n270), .C(n45), .Y(n100) );
NAND2X1 U83 ( .A(RAM[10]), .B(n270), .Y(n45) );
OAI21X1 U84 ( .A(n279), .B(n270), .C(n46), .Y(n101));
NAND2X1 U85 ( .A(RAM[11]), .B(n270), .Y(n46) );
OAI21X1 U86 ( .A(n278), .B(n270), .C(n47), .Y(n102) );
NAND2X1 U87 ( .A(RAM[12]), .B(n270), .Y(n47) );
OAI21X1 U88 ( .A(n277), .B(n270), .C(n48), .Y(n103));
NAND2X1 U89 ( .A(RAM[13]), .B(n270), .Y(n48) );
OAI21X1 U90 ( .A(n276), .B(n270), .C(n49), .Y(n104) );
NAND2X1 U91 ( .A(RAM[14]), .B(n270), .Y(n49) );
OAI21X1 U92 ( .A(n275), .B(n270), .C(n50), .Y(n105) );
```

```
NAND2X1 U93 ( .A(RAM[15]), .B(n270), .Y(n50) );
NAND3X1 U94 ( .A(wa[0]), .B(n283), .C(n41), .Y(n42) );
OAI21X1 U95 ( .A(n282), .B(n268), .C(n52), .Y(n106) );
NAND2X1 U96 ( .A(RAM[16]), .B(n268), .Y(n52) );
OAI21X1 U97 ( .A(n281), .B(n268), .C(n53), .Y(n107) );
NAND2X1 U98 ( .A(RAM[17]), .B(n268), .Y(n53) );
OAI21X1 U99 ( .A(n280), .B(n268), .C(n54), .Y(n108) );
NAND2X1 U100 ( .A(RAM[18]), .B(n268), .Y(n54) );
OAI21X1 U101 ( .A(n279), .B(n268), .C(n55), .Y(n109) );
NAND2X1 U102 ( .A(RAM[19]), .B(n268), .Y(n55) );
OAI21X1 U103 ( .A(n278), .B(n268), .C(n56), .Y(n110) );
NAND2X1 U104 ( .A(RAM[20]), .B(n268), .Y(n56) );
OAI21X1 U105 ( .A(n277), .B(n268), .C(n57), .Y(n111) );
NAND2X1 U106 ( .A(RAM[21]), .B(n268), .Y(n57) );
OAI21X1 U107 ( .A(n276), .B(n268), .C(n58), .Y(n112) );
NAND2X1 U108 ( .A(RAM[22]), .B(n268), .Y(n58) );
OAI21X1 U109 ( .A(n275), .B(n268), .C(n59), .Y(n113) );
NAND2X1 U110 ( .A(RAM[23]), .B(n268), .Y(n59) );
NAND3X1 U111 ( .A(wa[1]), .B(n284), .C(n41), .Y(n51));
OAI21X1 U112 ( .A(n282), .B(n266), .C(n61), .Y(n114) );
NAND2X1 U113 ( .A(RAM[24]), .B(n266), .Y(n61) );
OAI21X1 U114 ( .A(n281), .B(n266), .C(n62), .Y(n115) );
NAND2X1 U115 ( .A(RAM[25]), .B(n266), .Y(n62) );
```

```
OAI21X1 U116 ( .A(n280), .B(n266), .C(n63), .Y(n116) );
NAND2X1 U117 ( .A(RAM[26]), .B(n266), .Y(n63) );
OAI21X1 U118 ( .A(n279), .B(n266), .C(n64), .Y(n117) );
NAND2X1 U119 ( .A(RAM[27]), .B(n266), .Y(n64) );
OAI21X1 U120 ( .A(n278), .B(n266), .C(n65), .Y(n118) );
NAND2X1 U121 ( .A(RAM[28]), .B(n266), .Y(n65) );
OAI21X1 U122 ( .A(n277), .B(n266), .C(n66), .Y(n119) );
NAND2X1 U123 ( .A(RAM[29]), .B(n266), .Y(n66) );
OAI21X1 U124 ( .A(n276), .B(n266), .C(n67), .Y(n120) );
NAND2X1 U125 ( .A(RAM[30]), .B(n266), .Y(n67) );
OAI21X1 U126 ( .A(n275), .B(n266), .C(n68), .Y(n121) );
NAND2X1 U127 ( .A(RAM[31]), .B(n266), .Y(n68) );
NAND3X1 U128 ( .A(wa[0]), .B(wa[1]), .C(n41), .Y(n60));
NOR2X1 U129 ( .A(n287), .B(wa[2]), .Y(n41) );
OAI21X1 U130 ( .A(n282), .B(n264), .C(n70), .Y(n122) );
NAND2X1 U131 ( .A(RAM[32]), .B(n264), .Y(n70) );
OAI21X1 U132 ( .A(n281), .B(n264), .C(n71), .Y(n123) );
NAND2X1 U133 ( .A(RAM[33]), .B(n264), .Y(n71) );
OAI21X1 U134 ( .A(n280), .B(n264), .C(n72), .Y(n124) );
NAND2X1 U135 ( .A(RAM[34]), .B(n264), .Y(n72) );
OAI21X1 U136 ( .A(n279), .B(n264), .C(n73), .Y(n125) );
NAND2X1 U137 ( .A(RAM[35]), .B(n264), .Y(n73) );
OAI21X1 U138 ( .A(n278), .B(n264), .C(n74), .Y(n126) );
```

```
NAND2X1 U139 ( .A(RAM[36]), .B(n264), .Y(n74) );
OAI21X1 U140 ( .A(n277), .B(n264), .C(n75), .Y(n127) );
NAND2X1 U141 ( .A(RAM[37]), .B(n264), .Y(n75) );
OAI21X1 U142 ( .A(n276), .B(n264), .C(n76), .Y(n128) );
NAND2X1 U143 ( .A(RAM[38]), .B(n264), .Y(n76) );
OAI21X1 U144 ( .A(n275), .B(n264), .C(n77), .Y(n129) );
NAND2X1 U145 ( .A(RAM[39]), .B(n264), .Y(n77) );
NAND3X1 U146 ( .A(n284), .B(n283), .C(n31), .Y(n69) );
OAI21X1 U147 ( .A(n282), .B(n262), .C(n79), .Y(n130) );
NAND2X1 U148 ( .A(RAM[40]), .B(n262), .Y(n79) );
OAI21X1 U149 ( .A(n281), .B(n262), .C(n80), .Y(n131) );
NAND2X1 U150 ( .A(RAM[41]), .B(n262), .Y(n80) );
OAI21X1 U151 ( .A(n280), .B(n262), .C(n81), .Y(n132) );
NAND2X1 U152 ( .A(RAM[42]), .B(n262), .Y(n81) );
OAI21X1 U153 ( .A(n279), .B(n262), .C(n82), .Y(n133) );
NAND2X1 U154 ( .A(RAM[43]), .B(n262), .Y(n82) );
OAI21X1 U155 ( .A(n278), .B(n262), .C(n83), .Y(n134) );
NAND2X1 U156 ( .A(RAM[44]), .B(n262), .Y(n83) );
OAI21X1 U157 ( .A(n277), .B(n262), .C(n84), .Y(n135) );
NAND2X1 U158 ( .A(RAM[45]), .B(n262), .Y(n84) );
OAI21X1 U159 ( .A(n276), .B(n262), .C(n85), .Y(n136) );
NAND2X1 U160 ( .A(RAM[46]), .B(n262), .Y(n85) );
OAI21X1 U161 ( .A(n275), .B(n262), .C(n86), .Y(n137) );
```

```
NAND2X1 U162 ( .A(RAM[47]), .B(n262), .Y(n86) );
NAND3X1 U163 ( .A(n31), .B(n283), .C(wa[0]), .Y(n78) );
OAI21X1 U164 ( .A(n260), .B(n282), .C(n87), .Y(n138) );
NAND2X1 U165 ( .A(RAM[48]), .B(n260), .Y(n87) );
OAI21X1 U166 ( .A(n260), .B(n281), .C(n88), .Y(n139) );
NAND2X1 U167 ( .A(RAM[49]), .B(n260), .Y(n88) );
OAI21X1 U168 ( .A(n260), .B(n280), .C(n89), .Y(n140) );
NAND2X1 U169 ( .A(RAM[50]), .B(n260), .Y(n89) );
NAND3X1 U170 ( .A(n31), .B(n284), .C(wa[1]), .Y(n16) );
INVX2 U19 ( .A(n271), .Y(n272) );
INVX2 U20 ( .A(n32), .Y(n271) );
INVX2 U21 ( .A(n263), .Y(n264) );
INVX2 U22 ( .A(n69), .Y(n263) );
INVX2 U23 ( .A(n2), .Y(n201) );
INVX2 U24 ( .A(n1), .Y(n256) );
INVX2 U25 ( .A(n269), .Y(n270) );
INVX2 U26 ( .A(n42), .Y(n269) );
INVX2 U27 ( .A(n265), .Y(n266) );
INVX2 U28 ( .A(n60), .Y(n265) );
INVX2 U29 ( .A(n267), .Y(n268) );
INVX2 U30 ( .A(n51), .Y(n267) );
INVX2 U31 ( .A(n273), .Y(n274) );
INVX2 U171 ( .A(n22), .Y(n273) );
```

```
INVX2 U172 ( .A(n259), .Y(n260) );
INVX2 U173 ( .A(n16), .Y(n259) );
INVX2 U174 ( .A(n261), .Y(n262) );
INVX2 U175 ( .A(n78), .Y(n261) );
OR2X1 U176 ( .A(n254), .B(n253), .Y(n1) );
OR2X1 U177 ( .A(n199), .B(n198), .Y(n2) );
INVX2 U178 ( .A(n6), .Y(n203) );
INVX2 U179 ( .A(n4), .Y(n258) );
INVX2 U180 ( .A(n3), .Y(n257) );
INVX2 U181 ( .A(n7), .Y(n200) );
INVX2 U182 ( .A(n5), .Y(n255) );
INVX2 U183 ( .A(n8), .Y(n202) );
OR2X1 U184 ( .A(ra2[1]), .B(ra2[2]), .Y(n3) );
OR2X1 U185 ( .A(n253), .B(ra2[2]), .Y(n4));
OR2X1 U186 ( .A(n254), .B(ra2[1]), .Y(n5) );
OR2X1 U187 ( .A(n198), .B(ra1[2]), .Y(n6) );
OR2X1 U188 ( .A(n199), .B(ra1[1]), .Y(n7));
OR2X1 U189 ( .A(ra1[1]), .B(ra1[2]), .Y(n8) );
AOI22X1 U190 ( .A(RAM[32]), .B(n200), .C(RAM[48]), .D(n201), .Y(n10) );
AOI22X1 U191 ( .A(RAM[0]), .B(n202), .C(RAM[16]), .D(n203), .Y(n9) );
AOI21X1 U192 ( .A(n10), .B(n9), .C(ra1[0]), .Y(n154) );
AOI22X1 U193 ( .A(RAM[40]), .B(n200), .C(RAM[56]), .D(n201), .Y(n12) );
AOI22X1 U194 ( .A(RAM[8]), .B(n202), .C(RAM[24]), .D(n203), .Y(n11) );
```

```
AOI21X1 U195 ( .A(n12), .B(n11), .C(n197), .Y(n13) );
OR2X1 U196 ( .A(n154), .B(n13), .Y(N44) );
AOI22X1 U197 ( .A(RAM[33]), .B(n200), .C(RAM[49]), .D(n201), .Y(n156) );
AOI22X1 U198 ( .A(RAM[1]), .B(n202), .C(RAM[17]), .D(n203), .Y(n155) );
AOI21X1 U199 ( .A(n156), .B(n155), .C(ra1[0]), .Y(n160) );
AOI22X1 U200 ( .A(RAM[41]), .B(n200), .C(RAM[57]), .D(n201), .Y(n158) );
AOI22X1 U201 ( .A(RAM[9]), .B(n202), .C(RAM[25]), .D(n203), .Y(n157) );
AOI21X1 U202 ( .A(n158), .B(n157), .C(n197), .Y(n159) );
OR2X1 U203 ( .A(n160), .B(n159), .Y(N43) );
AOI22X1 U204 ( .A(RAM[34]), .B(n200), .C(RAM[50]), .D(n201), .Y(n162) );
AOI22X1 U205 ( .A(RAM[2]), .B(n202), .C(RAM[18]), .D(n203), .Y(n161) );
AOI21X1 U206 ( .A(n162), .B(n161), .C(ra1[0]), .Y(n166) );
AOI22X1 U207 ( .A(RAM[42]), .B(n200), .C(RAM[58]), .D(n201), .Y(n164) );
AOI22X1 U208 ( .A(RAM[10]), .B(n202), .C(RAM[26]), .D(n203), .Y(n163) );
AOI21X1 U209 (.A(n164), .B(n163), .C(n197), .Y(n165));
OR2X1 U210 ( .A(n166), .B(n165), .Y(N42) );
AOI22X1 U211 ( .A(RAM[35]), .B(n200), .C(RAM[51]), .D(n201), .Y(n168) );
AOI22X1 U212 ( .A(RAM[3]), .B(n202), .C(RAM[19]), .D(n203), .Y(n167) );
AOI21X1 U213 ( .A(n168), .B(n167), .C(ra1[0]), .Y(n172) );
AOI22X1 U214 ( .A(RAM[43]), .B(n200), .C(RAM[59]), .D(n201), .Y(n170) );
AOI22X1 U215 ( .A(RAM[11]), .B(n202), .C(RAM[27]), .D(n203), .Y(n169) );
AOI21X1 U216 ( .A(n170), .B(n169), .C(n197), .Y(n171) );
OR2X1 U217 ( .A(n172), .B(n171), .Y(N41) );
```

```
AOI22X1 U218 ( .A(RAM[36]), .B(n200), .C(RAM[52]), .D(n201), .Y(n174) );
AOI22X1 U219 ( .A(RAM[4]), .B(n202), .C(RAM[20]), .D(n203), .Y(n173) );
AOI21X1 U220 ( .A(n174), .B(n173), .C(ra1[0]), .Y(n178) );
AOI22X1 U221 ( .A(RAM[44]), .B(n200), .C(RAM[60]), .D(n201), .Y(n176) );
AOI22X1 U222 ( .A(RAM[12]), .B(n202), .C(RAM[28]), .D(n203), .Y(n175) );
AOI21X1 U223 ( .A(n176), .B(n175), .C(n197), .Y(n177) );
OR2X1 U224 ( .A(n178), .B(n177), .Y(N40) );
AOI22X1 U225 ( .A(RAM[37]), .B(n200), .C(RAM[53]), .D(n201), .Y(n180) );
AOI22X1 U226 ( .A(RAM[5]), .B(n202), .C(RAM[21]), .D(n203), .Y(n179) );
AOI21X1 U227 ( .A(n180), .B(n179), .C(ra1[0]), .Y(n184) );
AOI22X1 U228 ( .A(RAM[45]), .B(n200), .C(RAM[61]), .D(n201), .Y(n182) );
AOI22X1 U229 ( .A(RAM[13]), .B(n202), .C(RAM[29]), .D(n203), .Y(n181) );
AOI21X1 U230 ( .A(n182), .B(n181), .C(n197), .Y(n183) );
OR2X1 U231 ( .A(n184), .B(n183), .Y(N39) );
AOI22X1 U232 ( .A(RAM[38]), .B(n200), .C(RAM[54]), .D(n201), .Y(n186) );
AOI22X1 U233 ( .A(RAM[6]), .B(n202), .C(RAM[22]), .D(n203), .Y(n185) );
AOI21X1 U234 ( .A(n186), .B(n185), .C(ra1[0]), .Y(n190) );
AOI22X1 U235 ( .A(RAM[46]), .B(n200), .C(RAM[62]), .D(n201), .Y(n188) );
AOI22X1 U236 ( .A(RAM[14]), .B(n202), .C(RAM[30]), .D(n203), .Y(n187) );
AOI21X1 U237 ( .A(n188), .B(n187), .C(n197), .Y(n189) );
OR2X1 U238 ( .A(n190), .B(n189), .Y(N38) );
AOI22X1 U239 ( .A(RAM[39]), .B(n200), .C(RAM[55]), .D(n201), .Y(n192) );
AOI22X1 U240 ( .A(RAM[7]), .B(n202), .C(RAM[23]), .D(n203), .Y(n191) );
```

```
AOI21X1 U241 ( .A(n192), .B(n191), .C(ra1[0]), .Y(n196) );
AOI22X1 U242 ( .A(RAM[47]), .B(n200), .C(RAM[63]), .D(n201), .Y(n194) );
AOI22X1 U243 ( .A(RAM[15]), .B(n202), .C(RAM[31]), .D(n203), .Y(n193) );
AOI21X1 U244 ( .A(n194), .B(n193), .C(n197), .Y(n195) );
OR2X1 U245 ( .A(n196), .B(n195), .Y(N37) );
INVX2 U246 ( .A(ra1[0]), .Y(n197) );
INVX2 U247 ( .A(ra1[1]), .Y(n198) );
INVX2 U248 ( .A(ra1[2]), .Y(n199) );
AOI22X1 U249 ( .A(RAM[32]), .B(n255), .C(RAM[48]), .D(n256), .Y(n205) );
AOI22X1 U250 ( .A(RAM[0]), .B(n257), .C(RAM[16]), .D(n258), .Y(n204) );
AOI21X1 U251 ( .A(n205), .B(n204), .C(ra2[0]), .Y(n209) );
AOI22X1 U252 ( .A(RAM[40]), .B(n255), .C(RAM[56]), .D(n256), .Y(n207) );
AOI22X1 U253 ( .A(RAM[8]), .B(n257), .C(RAM[24]), .D(n258), .Y(n206) );
AOI21X1 U254 ( .A(n207), .B(n206), .C(n252), .Y(n208) );
OR2X1 U255 (.A(n209), .B(n208), .Y(N54));
AOI22X1 U256 ( .A(RAM[33]), .B(n255), .C(RAM[49]), .D(n256), .Y(n211) );
AOI22X1 U257 ( .A(RAM[1]), .B(n257), .C(RAM[17]), .D(n258), .Y(n210) );
AOI21X1 U258 ( .A(n211), .B(n210), .C(ra2[0]), .Y(n215) );
AOI22X1 U259 ( .A(RAM[41]), .B(n255), .C(RAM[57]), .D(n256), .Y(n213) );
AOI22X1 U260 ( .A(RAM[9]), .B(n257), .C(RAM[25]), .D(n258), .Y(n212) );
AOI21X1 U261 ( .A(n213), .B(n212), .C(n252), .Y(n214) );
OR2X1 U262 ( .A(n215), .B(n214), .Y(N53) );
AOI22X1 U263 ( .A(RAM[34]), .B(n255), .C(RAM[50]), .D(n256), .Y(n217) );
```

```
AOI22X1 U264 ( .A(RAM[2]), .B(n257), .C(RAM[18]), .D(n258), .Y(n216) );
AOI21X1 U265 ( .A(n217), .B(n216), .C(ra2[0]), .Y(n221) );
AOI22X1 U266 ( .A(RAM[42]), .B(n255), .C(RAM[58]), .D(n256), .Y(n219) );
AOI22X1 U267 ( .A(RAM[10]), .B(n257), .C(RAM[26]), .D(n258), .Y(n218) );
AOI21X1 U268 ( .A(n219), .B(n218), .C(n252), .Y(n220) );
OR2X1 U269 ( .A(n221), .B(n220), .Y(N52) );
AOI22X1 U270 ( .A(RAM[35]), .B(n255), .C(RAM[51]), .D(n256), .Y(n223) );
AOI22X1 U271 ( .A(RAM[3]), .B(n257), .C(RAM[19]), .D(n258), .Y(n222) );
AOI21X1 U272 ( .A(n223), .B(n222), .C(ra2[0]), .Y(n227) );
AOI22X1 U273 ( .A(RAM[43]), .B(n255), .C(RAM[59]), .D(n256), .Y(n225) );
AOI22X1 U274 ( .A(RAM[11]), .B(n257), .C(RAM[27]), .D(n258), .Y(n224) );
AOI21X1 U275 ( .A(n225), .B(n224), .C(n252), .Y(n226) );
OR2X1 U276 ( .A(n227), .B(n226), .Y(N51) );
AOI22X1 U277 ( .A(RAM[36]), .B(n255), .C(RAM[52]), .D(n256), .Y(n229) );
AOI22X1 U278 ( .A(RAM[4]), .B(n257), .C(RAM[20]), .D(n258), .Y(n228) );
AOI21X1 U279 ( .A(n229), .B(n228), .C(ra2[0]), .Y(n233) );
AOI22X1 U280 ( .A(RAM[44]), .B(n255), .C(RAM[60]), .D(n256), .Y(n231) );
AOI22X1 U281 ( .A(RAM[12]), .B(n257), .C(RAM[28]), .D(n258), .Y(n230) );
AOI21X1 U282 (.A(n231), .B(n230), .C(n252), .Y(n232));
OR2X1 U283 ( .A(n233), .B(n232), .Y(N50) );
AOI22X1 U284 ( .A(RAM[37]), .B(n255), .C(RAM[53]), .D(n256), .Y(n235) );
AOI22X1 U285 ( .A(RAM[5]), .B(n257), .C(RAM[21]), .D(n258), .Y(n234) );
AOI21X1 U286 ( .A(n235), .B(n234), .C(ra2[0]), .Y(n239) );
```

```
AOI22X1 U287 ( .A(RAM[45]), .B(n255), .C(RAM[61]), .D(n256), .Y(n237) );
AOI22X1 U288 ( .A(RAM[13]), .B(n257), .C(RAM[29]), .D(n258), .Y(n236) );
AOI21X1 U289 ( .A(n237), .B(n236), .C(n252), .Y(n238) );
OR2X1 U290 ( .A(n239), .B(n238), .Y(N49) );
AOI22X1 U291 ( .A(RAM[38]), .B(n255), .C(RAM[54]), .D(n256), .Y(n241) );
AOI22X1 U292 ( .A(RAM[6]), .B(n257), .C(RAM[22]), .D(n258), .Y(n240) );
AOI21X1 U293 ( .A(n241), .B(n240), .C(ra2[0]), .Y(n245) );
AOI22X1 U294 ( .A(RAM[46]), .B(n255), .C(RAM[62]), .D(n256), .Y(n243) );
AOI22X1 U295 ( .A(RAM[14]), .B(n257), .C(RAM[30]), .D(n258), .Y(n242) );
AOI21X1 U296 ( .A(n243), .B(n242), .C(n252), .Y(n244) );
OR2X1 U297 ( .A(n245), .B(n244), .Y(N48) );
AOI22X1 U298 ( .A(RAM[39]), .B(n255), .C(RAM[55]), .D(n256), .Y(n247) );
AOI22X1 U299 ( .A(RAM[7]), .B(n257), .C(RAM[23]), .D(n258), .Y(n246) );
AOI21X1 U300 ( .A(n247), .B(n246), .C(ra2[0]), .Y(n251) );
AOI22X1 U301 ( .A(RAM[47]), .B(n255), .C(RAM[63]), .D(n256), .Y(n249) );
AOI22X1 U302 ( .A(RAM[15]), .B(n257), .C(RAM[31]), .D(n258), .Y(n248) );
AOI21X1 U303 ( .A(n249), .B(n248), .C(n252), .Y(n250) );
OR2X1 U304 ( .A(n251), .B(n250), .Y(N47) );
INVX2 U305 ( .A(ra2[0]), .Y(n252) );
INVX2 U306 ( .A(ra2[1]), .Y(n253) );
INVX2 U307 ( .A(ra2[2]), .Y(n254) );
INVX2 U308 ( .A(wd[7]), .Y(n275) );
INVX2 U309 ( .A(wd[6]), .Y(n276) );
```

```
INVX2 U310 ( .A(wd[5]), .Y(n277) );
  INVX2 U311 ( .A(wd[4]), .Y(n278) );
  INVX2 U312 ( .A(wd[3]), .Y(n279) );
  INVX2 U313 ( .A(wd[2]), .Y(n280) );
  INVX2 U314 ( .A(wd[1]), .Y(n281) );
  INVX2 U315 ( .A(wd[0]), .Y(n282) );
  INVX2 U316 ( .A(wa[1]), .Y(n283) );
  INVX2 U317 ( .A(wa[0]), .Y(n284) );
  INVX2 U318 ( .A(n15), .Y(n285) );
  INVX2 U319 ( .A(n14), .Y(n286) );
  INVX2 U320 ( .A(regwrite), .Y(n287) );
endmodule
module alu_WIDTH8_DW01_add_0 ( A, B, CI, SUM, CO );
  input [7:0] A;
  input [7:0] B;
  output [7:0] SUM;
  input CI;
  output CO;
  wire [7:1] carry;
```

```
FAX1 U1 7 ( .A(A[7]), .B(B[7]), .C(carry[7]), .YS(SUM[7]) );
  FAX1 U1 6 ( .A(A[6]), .B(B[6]), .C(carry[6]), .YC(carry[7]), .YS(SUM[6]) );
  FAX1 U1 5 ( .A(A[5]), .B(B[5]), .C(carry[5]), .YC(carry[6]), .YS(SUM[5]) );
  FAX1 U1 4 ( .A(A[4]), .B(B[4]), .C(carry[4]), .YC(carry[5]), .YS(SUM[4]) );
  FAX1 U1 3 ( .A(A[3]), .B(B[3]), .C(carry[3]), .YC(carry[4]), .YS(SUM[3]) );
  FAX1 U1_2 ( .A(A[2]), .B(B[2]), .C(carry[2]), .YC(carry[3]), .YS(SUM[2]) );
  FAX1 U1 1 ( .A(A[1]), .B(B[1]), .C(carry[1]), .YC(carry[2]), .YS(SUM[1]) );
  FAX1 U1 0 ( .A(A[0]), .B(B[0]), .C(CI), .YC(carry[1]), .YS(SUM[0]) );
endmodule
module alu WIDTH8 ( a, b, alucont, result );
  input [7:0] a;
  input [7:0] b;
  input [2:0] alucont;
  output [7:0] result;
  wire n13, n14, n15, n16, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27,
         n28, n29, n30, n31, n32, n33, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10,
         n11, n12, n17;
       [7:0] b2;
  wire
  wire
        [7:0] sum;
  AND2X2 U2 ( .A(alucont[1]), .B(sum[7]), .Y(n32) );
```

```
OAI21X1 U13 ( .A(n12), .B(n13), .C(n14), .Y(result[7]) );
AOI22X1 U14 ( .A(sum[7]), .B(n15), .C(n1), .D(n16), .Y(n14) );
OR2X1 U15 ( .A(a[7]), .B(b[7]), .Y(n16) );
NAND2X1 U16 ( .A(a[7]), .B(n17), .Y(n13) );
OAI21X1 U17 ( .A(n4), .B(n5), .C(n18), .Y(result[6]) );
AOI22X1 U18 ( .A(b[6]), .B(n19), .C(sum[6]), .D(n15), .Y(n18) );
OAI21X1 U19 ( .A(alucont[1]), .B(n5), .C(n4), .Y(n19) );
OAI21X1 U20 ( .A(n4), .B(n6), .C(n20), .Y(result[5]) );
AOI22X1 U21 (.A(b[5]), .B(n21), .C(sum[5]), .D(n15), .Y(n20));
OAI21X1 U22 ( .A(alucont[1]), .B(n6), .C(n4), .Y(n21) );
OAI21X1 U23 ( .A(n4), .B(n7), .C(n22), .Y(result[4]) );
AOI22X1 U24 ( .A(b[4]), .B(n23), .C(sum[4]), .D(n15), .Y(n22) );
OAI21X1 U25 ( .A(alucont[1]), .B(n7), .C(n4), .Y(n23) );
OAI21X1 U26 ( .A(n4), .B(n8), .C(n24), .Y(result[3]) );
AOI22X1 U27 (.A(b[3]), .B(n25), .C(sum[3]), .D(n15), .Y(n24));
OAI21X1 U28 ( .A(alucont[1]), .B(n8), .C(n4), .Y(n25) );
OAI21X1 U29 ( .A(n4), .B(n9), .C(n26), .Y(result[2]) );
AOI22X1 U30 (.A(b[2]), .B(n27), .C(sum[2]), .D(n15), .Y(n26));
OAI21X1 U31 ( .A(alucont[1]), .B(n9), .C(n4), .Y(n27));
OAI21X1 U32 ( .A(n4), .B(n10), .C(n28), .Y(result[1]) );
AOI22X1 U33 (.A(b[1]), .B(n29), .C(sum[1]), .D(n15), .Y(n28));
OAI21X1 U34 ( .A(alucont[1]), .B(n10), .C(n4), .Y(n29) );
NAND2X1 U35 ( .A(n30), .B(n31), .Y(result[0]) );
```

```
AOI22X1 U36 ( .A(n32), .B(alucont[0]), .C(b[0]), .D(n33), .Y(n31) );
OAI21X1 U37 ( .A(alucont[1]), .B(n11), .C(n4), .Y(n33) );
AOI22X1 U38 (.A(sum[0]), .B(n15), .C(a[0]), .D(n1), .Y(n30));
NOR2X1 U40 ( .A(n17), .B(alucont[0]), .Y(n15) );
XNOR2X1 U41 ( .A(n12), .B(alucont[2]), .Y(b2[7]) );
XOR2X1 U42 ( .A(b[6]), .B(alucont[2]), .Y(b2[6]) );
XOR2X1 U43 ( .A(b[5]), .B(alucont[2]), .Y(b2[5]) );
XOR2X1 U44 ( .A(b[4]), .B(n3), .Y(b2[4]) );
XOR2X1 U45 ( .A(b[3]), .B(n3), .Y(b2[3]) );
XOR2X1 U46 ( .A(b[2]), .B(n3), .Y(b2[2]) );
XOR2X1 U47 ( .A(b[1]), .B(n3), .Y(b2[1]) );
XOR2X1 U48 ( .A(b[0]), .B(n3), .Y(b2[0]) );
alu WIDTH8 DW01 add 0 add 1 root add 61 2 ( .A(a), .B(b2), .CI(n3), .SUM(sum) );
AND2X2 U3 ( .A(alucont[0]), .B(n17), .Y(n1) );
INVX2 U4 ( .A(n2), .Y(n3) );
INVX2 U5 ( .A(alucont[2]), .Y(n2) );
INVX2 U6 ( .A(n1), .Y(n4) );
INVX2 U7 ( .A(a[6]), .Y(n5) );
INVX2 U8 ( .A(a[5]), .Y(n6) );
INVX2 U9 ( .A(a[4]), .Y(n7) );
INVX2 U10 ( .A(a[3]), .Y(n8) );
INVX2 U11 ( .A(a[2]), .Y(n9));
INVX2 U12 ( .A(a[1]), .Y(n10));
```

```
INVX2 U39 ( .A(a[0]), .Y(n11) );
  INVX2 U49 ( .A(b[7]), .Y(n12) );
  INVX2 U50 ( .A(alucont[1]), .Y(n17) );
endmodule
module zerodetect WIDTH8 ( a, y );
  input [7:0] a;
  output y;
  wire n1, n2, n3, n4, n5, n6;
  NOR2X1 U1 ( .A(n1), .B(n2), .Y(y));
  NAND2X1 U2 ( .A(n3), .B(n4), .Y(n2) );
  NOR2X1 U3 ( .A(a[3]), .B(a[2]), .Y(n4));
  NOR2X1 U4 ( .A(a[1]), .B(a[0]), .Y(n3));
  NAND2X1 U5 ( .A(n5), .B(n6), .Y(n1) );
  NOR2X1 U6 ( .A(a[7]), .B(a[6]), .Y(n6));
  NOR2X1 U7 ( .A(a[5]), .B(a[4]), .Y(n5));
endmodule
module datapath WIDTH8 REGBITS3 (clk, reset, const gnd, memdata, alusrca,
       memtoreg, iord, pcen, regwrite, regdst, pcsource, alusrcb, irwrite,
```

```
alucont, zero, instr, adr, writedata );
input [7:0] memdata;
input [1:0] pcsource;
input [1:0] alusrcb;
input [3:0] irwrite;
input [2:0] alucont;
output [31:0] instr;
output [7:0] adr;
output [7:0] writedata;
input clk, reset, const_gnd, alusrca, memtoreg, iord, pcen, regwrite, regdst;
output zero;
wire n1, n2;
wire [2:0] wa;
wire [7:0] nextpc;
wire
     [7:0] pc;
     [7:0] md;
wire
wire
     [7:0] rd1;
     [7:0] a;
wire
wire
     [7:0] rd2;
     [7:0] aluresult;
wire
wire
     [7:0] aluout;
wire [7:0] src1;
wire [7:0] src2;
```

```
wire [7:0] wd;
 mux2 WIDTH3 regmux ( .d0(instr[18:16]), .d1(instr[13:11]), .s(regdst), .y(wa) );
 dffen WIDTH8 3 ir0 ( .clk(clk), .en(irwrite[3]), .d(memdata), .q(instr[7:0])
        );
 dffen WIDTH8 2 ir1 ( .clk(clk), .en(irwrite[2]), .d(memdata), .q(instr[15:8]) );
 dffen WIDTH8 1 ir2 ( .clk(clk), .en(irwrite[1]), .d(memdata), .q(
       instr[23:16]) );
 dffen WIDTH8 0 ir3 ( .clk(clk), .en(irwrite[0]), .d(memdata), .q(
       instr[31:24]) );
 dffenr WIDTH8 pcreq ( .clk(clk), .reset(reset), .en(pcen), .d(nextpc), .q(pc) );
 dff WIDTH8 3 mdr ( .clk(clk), .d(memdata), .q(md) );
 dff WIDTH8 2 areg ( .clk(clk), .d(rd1), .q(a) );
 dff WIDTH8 1 wrd ( .clk(clk), .d(rd2), .q(writedata) );
 dff WIDTH8 0 res ( .clk(clk), .d(aluresult), .q(aluout) );
 mux2 WIDTH8 2 adrmux ( .d0(pc), .d1(aluout), .s(iord), .y(adr) );
 mux2 WIDTH8 1 src1mux ( .d0(pc), .d1(a), .s(alusrca), .y(src1) );
 mux4 WIDTH8 1 src2mux ( .d0(writedata), .d1({n2, n2, n2, n2, n2, n2, n2, n1}), .d2(instr[7:0]),
.d3({instr[5:0], n2, n2}), .s(alusrcb), .y(src2));
 mux4 WIDTH8 0 pcmux ( .d0(aluresult), .d1(aluout), .d2({instr[5:0], n2, n2}),
       .d3({n2, n2, n2, n2, n2, n2, n2, n2}), .s(pcsource), .y(nextpc));
 mux2 WIDTH8 0 wdmux ( .d0(aluout), .d1(md), .s(memtoreg), .y(wd) );
 regfile WIDTH8 REGBITS3 rf ( .clk(clk), .regwrite(regwrite), .ral(
```

```
instr[23:21]), .ra2(instr[18:16]), .wa(wa), .wd(wd), .rd1(rd1), .rd2(
        rd2) );
  alu WIDTH8 alunit ( .a(src1), .b(src2), .alucont(alucont), .result(aluresult) );
  zerodetect WIDTH8 zd ( .a(aluresult), .y(zero) );
  INVX2 U1 ( .A(n1), .Y(n2) );
  INVX2 U2 ( .A(const_gnd), .Y(n1) );
endmodule
module mips ( clk, reset, const gnd, memdata, memread, memwrite, adr,
       writedata );
  input [7:0] memdata;
  output [7:0] adr;
  output [7:0] writedata;
  input clk, reset, const gnd;
  output memread, memwrite;
  wire zero, alusrca, memtoreg, iord, pcen, regwrite, regdst, n1, n2, n3, n4,
         n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18,
         SYNOPSYS UNCONNECTED 1, SYNOPSYS UNCONNECTED 2,
         SYNOPSYS UNCONNECTED 3, SYNOPSYS UNCONNECTED 4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS UNCONNECTED 7, SYNOPSYS UNCONNECTED 8,
         SYNOPSYS UNCONNECTED 9, SYNOPSYS UNCONNECTED 10,
```

```
SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
       SYNOPSYS UNCONNECTED 13, SYNOPSYS UNCONNECTED 14,
       SYNOPSYS UNCONNECTED 15, SYNOPSYS UNCONNECTED 16,
       SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
       SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20;
wire
      [31:0] instr;
wire
      [1:0] pcsource;
wire
       [1:0] alusrcb;
      [1:0] aluop;
wire
wire [3:0] irwrite;
wire [2:0] alucont;
controller cont ( .alusrca(alusrca), .alusrcb(alusrcb), .aluop(aluop),
      .pcen(pcen), .iord(iord), .irwrite(irwrite), .memread(memread),
      .memwrite(memwrite), .memtoreq(memtoreq), .pcsource(pcsource),
      .regwrite(regwrite), .regdst(regdst), .op(instr[31:26]), .clk(clk),
      .reset(n2), .zero(zero));
alucontrol ac ( .alucont(alucont), .aluop(aluop), .funct(instr[5:0]) );
datapath WIDTH8 REGBITS3 dp ( .clk(clk), .reset(n2), .const gnd(const gnd),
      .memdata({n18, n16, n14, n12, n10, n8, n6, n4}), .alusrca(alusrca),
      .memtoreg(memtoreg), .iord(iord), .pcen(pcen), .regwrite(regwrite),
      .regdst(regdst), .pcsource(pcsource), .alusrcb(alusrcb), .irwrite(
     irwrite), .alucont(alucont), .zero(zero), .instr({instr[31:26],
```

```
SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3,
     SYNOPSYS UNCONNECTED 4, SYNOPSYS UNCONNECTED 5, SYNOPSYS UNCONNECTED 6,
     SYNOPSYS UNCONNECTED 7, SYNOPSYS UNCONNECTED 8, SYNOPSYS UNCONNECTED 9,
     SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11,
     SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13,
     SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15,
     SYNOPSYS UNCONNECTED 16, SYNOPSYS UNCONNECTED 17,
     SYNOPSYS UNCONNECTED 18, SYNOPSYS UNCONNECTED 19,
     SYNOPSYS UNCONNECTED 20, instr[5:0]}), .adr(adr), .writedata(writedata));
INVX2 U1 ( .A(reset), .Y(n1) );
INVX2 U2 ( .A(n1), .Y(n2) );
INVX2 U3 ( .A(memdata[0]), .Y(n3) );
INVX2 U4 ( .A(n3), .Y(n4) );
INVX2 U5 ( .A(memdata[1]), .Y(n5) );
INVX2 U6 ( .A(n5), .Y(n6) );
INVX2 U7 ( .A(memdata[2]), .Y(n7));
INVX2 U8 ( .A(n7), .Y(n8) );
INVX2 U9 ( .A(memdata[3]), .Y(n9) );
INVX2 U10 ( .A(n9), .Y(n10) );
INVX2 U11 ( .A(memdata[4]), .Y(n11) );
INVX2 U12 ( .A(n11), .Y(n12) );
INVX2 U13 ( .A(memdata[5]), .Y(n13) );
INVX2 U14 ( .A(n13), .Y(n14) );
```

```
INVX2 U15 ( .A(memdata[6]), .Y(n15) );
 INVX2 U16 ( .A(n15), .Y(n16) );
 INVX2 U17 ( .A(memdata[7]), .Y(n17) );
 INVX2 U18 ( .A(n17), .Y(n18) );
endmodule
Mips_scan.v
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version : 0-2018.06-SP1
// Date
          : Sat Apr 30 16:39:43 2022
module alucontrol ( alucont, aluop, funct );
 output [2:0] alucont;
 input [1:0] aluop;
 input [5:0] funct;
 wire n8, n9, n10, n11, n12, n13, n14, n7, n15, n16, n17, n18, n19;
 INVX2 U3 ( .A(n13), .Y(alucont[0]) );
 OAI21X1 U10 ( .A(aluop[1]), .B(n19), .C(n8), .Y(alucont[2]) );
```

```
OAI21X1 U11 ( .A(n9), .B(n10), .C(aluop[1]), .Y(n8) );
  OAI21X1 U12 ( .A(funct[2]), .B(n18), .C(n17), .Y(n10) );
  OAI21X1 U13 ( .A(n11), .B(n12), .C(aluop[1]), .Y(alucont[1]) );
  OAI21X1 U14 ( .A(funct[1]), .B(n15), .C(funct[5]), .Y(n12) );
  NAND3X1 U15 ( .A(n16), .B(n7), .C(n18), .Y(n11) );
  OAI21X1 U16 ( .A(n9), .B(n14), .C(aluop[1]), .Y(n13));
  OAI21X1 U17 ( .A(n17), .B(n16), .C(n18), .Y(n14) );
  NAND3X1 U18 ( .A(n15), .B(n7), .C(funct[5]), .Y(n9) );
  INVX2 U4 ( .A(funct[4]), .Y(n7) );
  INVX2 U5 ( .A(funct[3]), .Y(n15) );
  INVX2 U6 ( .A(funct[2]), .Y(n16) );
  INVX2 U7 ( .A(funct[1]), .Y(n17));
  INVX2 U8 ( .A(funct[0]), .Y(n18) );
  INVX2 U9 ( .A(aluop[0]), .Y(n19) );
endmodule
module mux2 WIDTH3 ( d0, d1, s, y );
  input [2:0] d0;
  input [2:0] d1;
  output [2:0] y;
  input s;
  wire n5, n6, n7, n2;
```

```
INVX2 U1 ( .A(n5), .Y(y[2]));
  INVX2 U2 ( .A(n6), .Y(y[1]));
  INVX2 U3 ( .A(n7), .Y(y[0]) );
  AOI22X1 U5 ( .A(d0[2]), .B(n2), .C(s), .D(d1[2]), .Y(n5) );
  AOI22X1 U6 ( .A(d0[1]), .B(n2), .C(d1[1]), .D(s), .Y(n6) );
  AOI22X1 U7 (.A(d0[0]), .B(n2), .C(d1[0]), .D(s), .Y(n7));
  INVX2 U4 ( .A(s), .Y(n2) );
endmodule
module mux2_WIDTH8_2 ( d0, d1, s, y );
  input [7:0] d0;
  input [7:0] d1;
  output [7:0] y;
  input s;
  wire n10, n11, n12, n13, n14, n15, n16, n17, n2;
  INVX2 U1 ( .A(n10), .Y(y[7]) );
  INVX2 U2 ( .A(n11), .Y(y[6]) );
  INVX2 U3 ( .A(n12), .Y(y[5]) );
  INVX2 U4 ( .A(n13), .Y(y[4]) );
  INVX2 U5 ( .A(n14), .Y(y[3]) );
```

```
INVX2 U6 ( .A(n15), .Y(y[2]) );
  INVX2 U7 ( .A(n16), .Y(y[1]) );
  INVX2 U8 ( .A(n17), .Y(y[0]) );
  AOI22X1 U10 ( .A(d0[7]), .B(n2), .C(s), .D(d1[7]), .Y(n10) );
  AOI22X1 U11 ( .A(d0[6]), .B(n2), .C(d1[6]), .D(s), .Y(n11) );
  AOI22X1 U12 ( .A(d0[5]), .B(n2), .C(d1[5]), .D(s), .Y(n12) );
  AOI22X1 U13 (.A(d0[4]), .B(n2), .C(d1[4]), .D(s), .Y(n13));
  AOI22X1 U14 ( .A(d0[3]), .B(n2), .C(d1[3]), .D(s), .Y(n14) );
  AOI22X1 U15 (.A(d0[2]), .B(n2), .C(d1[2]), .D(s), .Y(n15));
  AOI22X1 U16 (.A(d0[1]), .B(n2), .C(d1[1]), .D(s), .Y(n16));
  AOI22X1 U17 (.A(d0[0]), .B(n2), .C(d1[0]), .D(s), .Y(n17));
  INVX2 U9 ( .A(s), .Y(n2) );
endmodule
module mux2 WIDTH8 1 ( d0, d1, s, y );
  input [7:0] d0;
  input [7:0] d1;
  output [7:0] y;
  input s;
  wire n10, n11, n12, n13, n14, n15, n16, n17, n18;
  INVX2 U1 ( .A(n10), .Y(y[7]));
```

```
INVX2 U2 ( .A(n11), .Y(y[6]) );
  INVX2 U3 ( .A(n12), .Y(y[5]) );
  INVX2 U4 ( .A(n13), .Y(y[4]) );
  INVX2 U5 ( .A(n14), .Y(y[3]) );
  INVX2 U6 ( .A(n15), .Y(y[2]) );
  INVX2 U7 ( .A(n16), .Y(y[1]));
  INVX2 U8 ( .A(n17), .Y(y[0]) );
  AOI22X1 U10 ( .A(d0[7]), .B(n18), .C(s), .D(d1[7]), .Y(n10) );
  AOI22X1 U11 (.A(d0[6]), .B(n18), .C(d1[6]), .D(s), .Y(n11));
  AOI22X1 U12 ( .A(d0[5]), .B(n18), .C(d1[5]), .D(s), .Y(n12) );
  AOI22X1 U13 (.A(d0[4]), .B(n18), .C(d1[4]), .D(s), .Y(n13));
  AOI22X1 U14 ( .A(d0[3]), .B(n18), .C(d1[3]), .D(s), .Y(n14) );
  AOI22X1 U15 (.A(d0[2]), .B(n18), .C(d1[2]), .D(s), .Y(n15));
  AOI22X1 U16 ( .A(d0[1]), .B(n18), .C(d1[1]), .D(s), .Y(n16) );
  AOI22X1 U17 (.A(d0[0]), .B(n18), .C(d1[0]), .D(s), .Y(n17));
  INVX2 U9 ( .A(s), .Y(n18) );
endmodule
module mux4 WIDTH8 1 ( d0, d1, d2, d3, s, y );
  input [7:0] d0;
  input [7:0] d1;
  input [7:0] d2;
```

```
input [7:0] d3;
input [1:0] s;
output [7:0] y;
wire n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
      n17, n18, n19, n20, n21, n22;
AND2X2 U1 ( .A(s[0]), .B(s[1]), .Y(n5));
AND2X2 U2 ( .A(s[1]), .B(n22), .Y(n4));
NAND2X1 U4 (.A(n2), .B(n3), .Y(y[7]));
AOI22X1 U5 ( .A(d2[7]), .B(n4), .C(d3[7]), .D(n5), .Y(n3) );
AOI22X1 U6 ( .A(d0[7]), .B(n6), .C(d1[7]), .D(n7), .Y(n2) );
NAND2X1 U7 ( .A(n8), .B(n9), .Y(y[6]) );
AOI22X1 U8 ( .A(d2[6]), .B(n4), .C(d3[6]), .D(n5), .Y(n9) );
AOI22X1 U9 (.A(d0[6]), .B(n6), .C(d1[6]), .D(n7), .Y(n8));
NAND2X1 U10 ( .A(n10), .B(n11), .Y(y[5]) );
AOI22X1 U11 (.A(d2[5]), .B(n4), .C(d3[5]), .D(n5), .Y(n11));
AOI22X1 U12 ( .A(d0[5]), .B(n6), .C(d1[5]), .D(n7), .Y(n10) );
NAND2X1 U13 ( .A(n12), .B(n13), .Y(y[4]) );
AOI22X1 U14 ( .A(d2[4]), .B(n4), .C(d3[4]), .D(n5), .Y(n13) );
AOI22X1 U15 (.A(d0[4]), .B(n6), .C(d1[4]), .D(n7), .Y(n12));
NAND2X1 U16 ( .A(n14), .B(n15), .Y(y[3]) );
AOI22X1 U17 (.A(d2[3]), .B(n4), .C(d3[3]), .D(n5), .Y(n15));
AOI22X1 U18 (.A(d0[3]), .B(n6), .C(d1[3]), .D(n7), .Y(n14));
```

```
NAND2X1 U19 (.A(n16), .B(n17), .Y(y[2]));
  AOI22X1 U20 ( .A(d2[2]), .B(n4), .C(d3[2]), .D(n5), .Y(n17) );
  AOI22X1 U21 (.A(d0[2]), .B(n6), .C(d1[2]), .D(n7), .Y(n16));
  NAND2X1 U22 ( .A(n18), .B(n19), .Y(y[1]) );
  AOI22X1 U23 (.A(d2[1]), .B(n4), .C(d3[1]), .D(n5), .Y(n19));
  AOI22X1 U24 ( .A(d0[1]), .B(n6), .C(d1[1]), .D(n7), .Y(n18) );
  NAND2X1 U25 ( .A(n20), .B(n21), .Y(y[0]) );
  AOI22X1 U26 ( .A(d2[0]), .B(n4), .C(d3[0]), .D(n5), .Y(n21) );
  AOI22X1 U27 ( .A(d0[0]), .B(n6), .C(d1[0]), .D(n7), .Y(n20) );
  NOR2X1 U28 ( .A(n22), .B(s[1]), .Y(n7) );
  NOR2X1 U29 ( .A(s[0]), .B(s[1]), .Y(n6) );
  INVX2 U3 ( .A(s[0]), .Y(n22) );
endmodule
module mux4 WIDTH8 0 ( d0, d1, d2, d3, s, y );
  input [7:0] d0;
  input [7:0] d1;
  input [7:0] d2;
  input [7:0] d3;
  input [1:0] s;
  output [7:0] y;
  wire n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
```

```
AND2X2 U1 ( .A(s[0]), .B(s[1]), .Y(n5));
AND2X2 U2 ( .A(s[1]), .B(n42), .Y(n4));
NAND2X1 U4 ( .A(n2), .B(n3), .Y(y[7]) );
AOI22X1 U5 ( .A(d2[7]), .B(n4), .C(d3[7]), .D(n5), .Y(n3) );
AOI22X1 U6 ( .A(d0[7]), .B(n6), .C(d1[7]), .D(n7), .Y(n2) );
NAND2X1 U7 (.A(n8), .B(n9), .Y(y[6]));
AOI22X1 U8 (.A(d2[6]), .B(n4), .C(d3[6]), .D(n5), .Y(n9));
AOI22X1 U9 ( .A(d0[6]), .B(n6), .C(d1[6]), .D(n7), .Y(n8) );
NAND2X1 U10 ( .A(n10), .B(n11), .Y(y[5]) );
AOI22X1 U11 (.A(d2[5]), .B(n4), .C(d3[5]), .D(n5), .Y(n11));
AOI22X1 U12 (.A(d0[5]), .B(n6), .C(d1[5]), .D(n7), .Y(n10));
NAND2X1 U13 ( .A(n12), .B(n13), .Y(y[4]) );
AOI22X1 U14 ( .A(d2[4]), .B(n4), .C(d3[4]), .D(n5), .Y(n13) );
AOI22X1 U15 (.A(d0[4]), .B(n6), .C(d1[4]), .D(n7), .Y(n12));
NAND2X1 U16 ( .A(n14), .B(n15), .Y(y[3]) );
AOI22X1 U17 (.A(d2[3]), .B(n4), .C(d3[3]), .D(n5), .Y(n15));
AOI22X1 U18 (.A(d0[3]), .B(n6), .C(d1[3]), .D(n7), .Y(n14));
NAND2X1 U19 ( .A(n16), .B(n17), .Y(y[2]) );
AOI22X1 U20 (.A(d2[2]), .B(n4), .C(d3[2]), .D(n5), .Y(n17));
AOI22X1 U21 (.A(d0[2]), .B(n6), .C(d1[2]), .D(n7), .Y(n16));
NAND2X1 U22 ( .A(n18), .B(n19), .Y(y[1]) );
```

n17, n18, n19, n20, n21, n42;

```
AOI22X1 U23 (.A(d2[1]), .B(n4), .C(d3[1]), .D(n5), .Y(n19));
  AOI22X1 U24 ( .A(d0[1]), .B(n6), .C(d1[1]), .D(n7), .Y(n18) );
  NAND2X1 U25 ( .A(n20), .B(n21), .Y(y[0]) );
  AOI22X1 U26 ( .A(d2[0]), .B(n4), .C(d3[0]), .D(n5), .Y(n21) );
  AOI22X1 U27 ( .A(d0[0]), .B(n6), .C(d1[0]), .D(n7), .Y(n20) );
  NOR2X1 U28 ( .A(n42), .B(s[1]), .Y(n7));
  NOR2X1 U29 ( .A(s[0]), .B(s[1]), .Y(n6) );
  INVX2 U3 ( .A(s[0]), .Y(n42) );
endmodule
module mux2_WIDTH8_0 (d0, d1, s, y);
  input [7:0] d0;
  input [7:0] d1;
  output [7:0] y;
  input s;
  wire n18, n19, n20, n21, n22, n23, n24, n25, n26;
  INVX2 U1 ( .A(n26), .Y(y[7]));
  INVX2 U2 ( .A(n25), .Y(y[6]));
  INVX2 U3 ( .A(n24), .Y(y[5]) );
  INVX2 U4 ( .A(n23), .Y(y[4]));
  INVX2 U5 ( .A(n22), .Y(y[3]) );
```

```
INVX2 U6 ( .A(n21), .Y(y[2]) );
  INVX2 U7 ( .A(n20), .Y(y[1]));
  INVX2 U8 ( .A(n19), .Y(y[0]) );
  AOI22X1 U10 ( .A(d0[7]), .B(n18), .C(s), .D(d1[7]), .Y(n26) );
  AOI22X1 U11 ( .A(d0[6]), .B(n18), .C(d1[6]), .D(s), .Y(n25) );
  AOI22X1 U12 ( .A(d0[5]), .B(n18), .C(d1[5]), .D(s), .Y(n24) );
  AOI22X1 U13 (.A(d0[4]), .B(n18), .C(d1[4]), .D(s), .Y(n23));
  AOI22X1 U14 ( .A(d0[3]), .B(n18), .C(d1[3]), .D(s), .Y(n22) );
  AOI22X1 U15 (.A(d0[2]), .B(n18), .C(d1[2]), .D(s), .Y(n21));
  AOI22X1 U16 (.A(d0[1]), .B(n18), .C(d1[1]), .D(s), .Y(n20));
  AOI22X1 U17 (.A(d0[0]), .B(n18), .C(d1[0]), .D(s), .Y(n19));
  INVX2 U9 ( .A(s), .Y(n18) );
endmodule
module alu_WIDTH8_DW01_add_0 ( A, B, CI, SUM, CO );
  input [7:0] A;
  input [7:0] B;
  output [7:0] SUM;
  input CI;
  output CO;
  wire [7:1] carry;
```

```
FAX1 U1 7 ( .A(A[7]), .B(B[7]), .C(carry[7]), .YS(SUM[7]) );
  FAX1 U1 6 ( .A(A[6]), .B(B[6]), .C(carry[6]), .YC(carry[7]), .YS(SUM[6]) );
  FAX1 U1 5 ( .A(A[5]), .B(B[5]), .C(carry[5]), .YC(carry[6]), .YS(SUM[5]) );
  FAX1 U1 4 ( .A(A[4]), .B(B[4]), .C(carry[4]), .YC(carry[5]), .YS(SUM[4]) );
  FAX1 U1_3 ( .A(A[3]), .B(B[3]), .C(carry[3]), .YC(carry[4]), .YS(SUM[3]) );
  FAX1 U1 2 ( .A(A[2]), .B(B[2]), .C(carry[2]), .YC(carry[3]), .YS(SUM[2]) );
  FAX1 U1 1 ( .A(A[1]), .B(B[1]), .C(carry[1]), .YC(carry[2]), .YS(SUM[1]) );
  FAX1 U1 0 ( .A(A[0]), .B(B[0]), .C(CI), .YC(carry[1]), .YS(SUM[0]) );
endmodule
module alu WIDTH8 ( a, b, alucont, result );
  input [7:0] a;
  input [7:0] b;
  input [2:0] alucont;
  output [7:0] result;
  wire n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33,
         n34, n35, n36, n37, n38, n39, n18, n19, n40, n41, n42, n43, n44, n45,
         n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58;
  wire
       [7:0] b2;
  wire
       [7:0] sum;
```

```
OAI21X1 U21 ( .A(n20), .B(n41), .C(n21), .Y(result[7]) );
AOI22X1 U22 ( .A(b[7]), .B(n22), .C(n56), .D(a[7]), .Y(n21) );
OAI21X1 U23 ( .A(alucont[1]), .B(n42), .C(n23), .Y(n22) );
OAI21X1 U24 ( .A(n20), .B(n43), .C(n24), .Y(result[6]) );
AOI22X1 U25 ( .A(b[6]), .B(n25), .C(a[6]), .D(n56), .Y(n24) );
OAI21X1 U26 ( .A(alucont[1]), .B(n44), .C(n23), .Y(n25) );
OAI21X1 U27 ( .A(n20), .B(n45), .C(n26), .Y(result[5]) );
AOI22X1 U28 (.A(b[5]), .B(n27), .C(a[5]), .D(n56), .Y(n26));
OAI21X1 U29 ( .A(alucont[1]), .B(n46), .C(n23), .Y(n27) );
OAI21X1 U30 ( .A(n20), .B(n47), .C(n28), .Y(result[4]) );
AOI22X1 U31 (.A(b[4]), .B(n29), .C(a[4]), .D(n56), .Y(n28));
OAI21X1 U32 ( .A(alucont[1]), .B(n48), .C(n23), .Y(n29) );
OAI21X1 U33 ( .A(n20), .B(n49), .C(n30), .Y(result[3]) );
AOI22X1 U34 (.A(b[3]), .B(n31), .C(a[3]), .D(n56), .Y(n30));
OAI21X1 U35 ( .A(alucont[1]), .B(n50), .C(n23), .Y(n31) );
OAI21X1 U36 ( .A(n20), .B(n51), .C(n32), .Y(result[2]) );
AOI22X1 U37 (.A(b[2]), .B(n33), .C(a[2]), .D(n56), .Y(n32));
OAI21X1 U38 ( .A(alucont[1]), .B(n52), .C(n23), .Y(n33) );
OAI21X1 U39 ( .A(n20), .B(n53), .C(n34), .Y(result[1]) );
AOI22X1 U40 (.A(b[1]), .B(n35), .C(a[1]), .D(n56), .Y(n34));
OAI21X1 U41 ( .A(alucont[1]), .B(n54), .C(n23), .Y(n35) );
NAND2X1 U42 ( .A(n36), .B(n37), .Y(result[0]) );
AOI22X1 U43 (.A(n38), .B(sum[7]), .C(b[0]), .D(n39), .Y(n37));
```

```
OAI21X1 U44 ( .A(alucont[1]), .B(n55), .C(n23), .Y(n39) );
NOR2X1 U45 ( .A(n58), .B(n18), .Y(n38));
AOI22X1 U46 (.A(a[0]), .B(n56), .C(sum[0]), .D(n57), .Y(n36));
NAND2X1 U47 ( .A(alucont[1]), .B(n58), .Y(n20) );
NAND2X1 U48 ( .A(alucont[0]), .B(n18), .Y(n23) );
XOR2X1 U49 (.A(b[7]), .B(alucont[2]), .Y(b2[7]));
XOR2X1 U50 ( .A(b[6]), .B(alucont[2]), .Y(b2[6]) );
XOR2X1 U51 ( .A(b[5]), .B(alucont[2]), .Y(b2[5]) );
XOR2X1 U52 ( .A(b[4]), .B(n40), .Y(b2[4]) );
XOR2X1 U53 (.A(b[3]), .B(n40), .Y(b2[3]));
XOR2X1 U54 ( .A(b[2]), .B(n40), .Y(b2[2]) );
XOR2X1 U55 ( .A(b[1]), .B(n40), .Y(b2[1]) );
XOR2X1 U56 (.A(b[0]), .B(n40), .Y(b2[0]));
alu_WIDTH8_DW01_add_0 add_1_root_add_61_2 ( .A(a), .B(b2), .CI(n40), .SUM(
     sum));
INVX2 U2 ( .A(n19), .Y(n40));
INVX2 U3 ( .A(alucont[2]), .Y(n19) );
INVX2 U4 ( .A(alucont[1]), .Y(n18) );
INVX2 U5 ( .A(sum[7]), .Y(n41) );
INVX2 U6 ( .A(a[7]), .Y(n42) );
INVX2 U7 ( .A(sum[6]), .Y(n43));
INVX2 U8 ( .A(a[6]), .Y(n44) );
INVX2 U9 ( .A(sum[5]), .Y(n45));
```

```
INVX2 U10 ( .A(a[5]), .Y(n46));
  INVX2 U11 ( .A(sum[4]), .Y(n47));
  INVX2 U12 ( .A(a[4]), .Y(n48) );
  INVX2 U13 ( .A(sum[3]), .Y(n49));
  INVX2 U14 ( .A(a[3]), .Y(n50));
  INVX2 U15 ( .A(sum[2]), .Y(n51));
  INVX2 U16 ( .A(a[2]), .Y(n52));
  INVX2 U17 ( .A(sum[1]), .Y(n53));
  INVX2 U18 ( .A(a[1]), .Y(n54) );
  INVX2 U19 ( .A(a[0]), .Y(n55));
  INVX2 U20 ( .A(n23), .Y(n56) );
  INVX2 U57 ( .A(n20), .Y(n57) );
  INVX2 U58 ( .A(alucont[0]), .Y(n58) );
endmodule
{\tt module\ zerodetect\_WIDTH8} ( a, y );
  input [7:0] a;
  output y;
  wire n1, n2, n3, n4, n5, n6;
  NOR2X1 U1 ( .A(n1), .B(n2), .Y(y));
  NAND2X1 U2 ( .A(n3), .B(n4), .Y(n2) );
```

```
NOR2X1 U3 ( .A(a[3]), .B(a[2]), .Y(n4));
 NOR2X1 U4 ( .A(a[1]), .B(a[0]), .Y(n3));
 NAND2X1 U5 ( .A(n5), .B(n6), .Y(n1) );
 NOR2X1 U6 ( .A(a[7]), .B(a[6]), .Y(n6));
 NOR2X1 U7 ( .A(a[5]), .B(a[4]), .Y(n5));
endmodule
module dff_WIDTH8_test_0 ( clk, d, q, test_si, test_se );
 input [7:0] d;
 output [7:0] q;
 input clk, test_si, test_se;
 DFFPOSX1 SCAN q reg 7 ( .D(d[7]), .TI(q[6]), .TE(test se), .CLK(clk), .Q(
       q[7]));
 DFFPOSX1 SCAN q reg 6 ( .D(d[6]), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
       q[6]));
 DFFPOSX1 SCAN q reg 5 ( .D(d[5]), .TI(q[4]), .TE(test se), .CLK(clk), .Q(
       q[5]));
 q[4]));
 DFFPOSX1 SCAN q reg 3 ( .D(d[3]), .TI(q[2]), .TE(test se), .CLK(clk), .Q(
```

```
q[3]));
 DFFPOSX1 SCAN q reg 2 ( .D(d[2]), .TI(q[1]), .TE(test se), .CLK(clk), .Q(
       q[2]));
 DFFPOSX1 SCAN q reg 1 ( .D(d[1]), .TI(q[0]), .TE(test se), .CLK(clk), .Q(
       q[1]));
 .Q(q[0]));
endmodule
module dffen WIDTH8 test 0 ( clk, en, d, q, test si, test se );
 input [7:0] d;
 output [7:0] q;
 input clk, en, test si, test se;
 wire n10, n11, n12, n13, n14, n15, n16, n17, n34, n35, n36, n37, n38, n39,
        n40, n41, n42;
 AOI22X1 U11 ( .A(en), .B(d[7]), .C(q[7]), .D(n42), .Y(n10));
 AOI22X1 U12 (.A(d[6]), .B(en), .C(q[6]), .D(n42), .Y(n11));
 AOI22X1 U13 ( .A(d[5]), .B(en), .C(q[5]), .D(n42), .Y(n12));
 AOI22X1 U14 ( .A(d[4]), .B(en), .C(q[4]), .D(n42), .Y(n13));
 AOI22X1 U15 (.A(d[3]), .B(en), .C(q[3]), .D(n42), .Y(n14));
 AOI22X1 U16 ( .A(d[2]), .B(en), .C(q[2]), .D(n42), .Y(n15));
```

```
AOI22X1 U17 (.A(d[1]), .B(en), .C(q[1]), .D(n42), .Y(n16));
AOI22X1 U18 ( .A(d[0]), .B(en), .C(q[0]), .D(n42), .Y(n17));
DFFPOSX1 SCAN q reg 7 (.D(n34), .TI(q[6]), .TE(test se), .CLK(clk), .Q(
    q[7]));
q[6]));
DFFPOSX1 SCAN q reg 5 ( .D(n36), .TI(q[4]), .TE(test se), .CLK(clk), .Q(
    q[5]));
q[4]));
DFFPOSX1 SCAN q reg 3 ( .D(n38), .TI(q[2]), .TE(test se), .CLK(clk), .Q(
    q[3]));
DFFPOSX1 SCAN q reg 2 ( .D(n39), .TI(q[1]), .TE(test se), .CLK(clk), .Q(
    q[2]));
DFFPOSX1 SCAN q reg 1 ( .D(n40), .TI(q[0]), .TE(test se), .CLK(clk), .Q(
    q[1]));
DFFPOSX1 SCAN q reg 0 ( .D(n41), .TI(test si), .TE(test se), .CLK(clk), .Q(
    q[0]));
INVX2 U26 ( .A(n10), .Y(n34) );
INVX2 U27 ( .A(n11), .Y(n35) );
INVX2 U28 ( .A(n12), .Y(n36) );
INVX2 U29 ( .A(n13), .Y(n37) );
INVX2 U30 ( .A(n14), .Y(n38) );
```

```
INVX2 U31 ( .A(n15), .Y(n39) );
  INVX2 U32 ( .A(n16), .Y(n40) );
  INVX2 U33 ( .A(n17), .Y(n41) );
  INVX2 U34 ( .A(en), .Y(n42) );
endmodule
module dffen WIDTH8 test 1 (clk, en, d, q, test si, test se);
  input [7:0] d;
  output [7:0] q;
  input clk, en, test si, test se;
  wire n10, n11, n12, n13, n14, n15, n16, n17, n42, n43, n44, n45, n46, n47,
         n48, n49, n50;
  AOI22X1 U11 ( .A(en), .B(d[7]), .C(q[7]), .D(n50), .Y(n10));
  AOI22X1 U12 ( .A(d[6]), .B(en), .C(q[6]), .D(n50), .Y(n11) );
  AOI22X1 U13 ( .A(d[5]), .B(en), .C(q[5]), .D(n50), .Y(n12));
  AOI22X1 U14 (.A(d[4]), .B(en), .C(q[4]), .D(n50), .Y(n13));
  AOI22X1 U15 ( .A(d[3]), .B(en), .C(q[3]), .D(n50), .Y(n14) );
  AOI22X1 U16 ( .A(d[2]), .B(en), .C(q[2]), .D(n50), .Y(n15));
  AOI22X1 U17 ( .A(d[1]), .B(en), .C(q[1]), .D(n50), .Y(n16));
  AOI22X1 U18 (.A(d[0]), .B(en), .C(q[0]), .D(n50), .Y(n17));
  DFFPOSX1 SCAN q reg 7 ( .D(n42), .TI(q[6]), .TE(test se), .CLK(clk), .Q(
```

```
q[7]));
DFFPOSX1 SCAN q reg 6 ( .D(n43), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
    q[6]));
DFFPOSX1 SCAN q reg 5 ( .D(n44), .TI(q[4]), .TE(test se), .CLK(clk), .Q(
    q[5]));
q[4]));
DFFPOSX1 SCAN q reg 3 ( .D(n46), .TI(q[2]), .TE(test se), .CLK(clk), .Q(
    q[3]));
q[2]));
q[1]));
 \texttt{DFFPOSX1\_SCAN} \ \ q\_reg\_0\_ \ \ ( \ .\texttt{D}(n49), \ .\texttt{TI}(\texttt{test\_si}), \ .\texttt{TE}(\texttt{test\_se}), \ .\texttt{CLK}(\texttt{clk}), \ .\texttt{Q}(
    q[0]));
INVX2 U26 ( .A(n10), .Y(n42) );
INVX2 U27 ( .A(n11), .Y(n43) );
INVX2 U28 ( .A(n12), .Y(n44) );
INVX2 U29 ( .A(n13), .Y(n45) );
INVX2 U30 ( .A(n14), .Y(n46) );
INVX2 U31 ( .A(n15), .Y(n47) );
INVX2 U32 ( .A(n16), .Y(n48) );
INVX2 U33 ( .A(n17), .Y(n49) );
```

```
INVX2 U34 ( .A(en), .Y(n50));
endmodule
module dffen_WIDTH8_test_2 ( clk, en, d, q, test_si, test_se );
  input [7:0] d;
  output [7:0] q;
  input clk, en, test_si, test_se;
  wire n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55,
        n56, n57, n58;
  AOI22X1 U11 (.A(en), .B(d[7]), .C(q[7]), .D(n50), .Y(n58));
  AOI22X1 U12 ( .A(d[6]), .B(en), .C(q[6]), .D(n50), .Y(n57));
  AOI22X1 U13 ( .A(d[5]), .B(en), .C(q[5]), .D(n50), .Y(n56));
  AOI22X1 U14 (.A(d[4]), .B(en), .C(q[4]), .D(n50), .Y(n55));
  AOI22X1 U15 (.A(d[3]), .B(en), .C(q[3]), .D(n50), .Y(n54));
  AOI22X1 U16 ( .A(d[2]), .B(en), .C(q[2]), .D(n50), .Y(n53));
  AOI22X1 U17 (.A(d[1]), .B(en), .C(q[1]), .D(n50), .Y(n52));
  AOI22X1 U18 ( .A(d[0]), .B(en), .C(q[0]), .D(n50), .Y(n51));
  DFFPOSX1 SCAN q reg 7 ( .D(n42), .TI(q[6]), .TE(test se), .CLK(clk), .Q(
       q[7]));
  DFFPOSX1 SCAN q reg 6 ( .D(n43), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
       q[6]));
```

```
q[5]));
 DFFPOSX1 SCAN q reg 4 (.D(n45), .TI(q[3]), .TE(test se), .CLK(clk), .Q(
     q[4]));
 q[3]));
 DFFPOSX1 SCAN q reg 2 ( .D(n47), .TI(q[1]), .TE(test se), .CLK(clk), .Q(
     q[2]));
 q[1]));
 DFFPOSX1 SCAN q reg 0 ( .D(n49), .TI(test si), .TE(test se), .CLK(clk), .Q(
     q[0]));
 INVX2 U26 ( .A(n58), .Y(n42) );
 INVX2 U27 ( .A(n57), .Y(n43));
 INVX2 U28 ( .A(n56), .Y(n44) );
 INVX2 U29 ( .A(n55), .Y(n45) );
 INVX2 U30 ( .A(n54), .Y(n46) );
 INVX2 U31 ( .A(n53), .Y(n47));
 INVX2 U32 ( .A(n52), .Y(n48) );
 INVX2 U33 ( .A(n51), .Y(n49) );
 INVX2 U34 ( .A(en), .Y(n50) );
endmodule
```

```
module dffen WIDTH8 test 3 (clk, en, d, q, test si, test se);
  input [7:0] d;
  output [7:0] q;
  input clk, en, test si, test se;
  wire n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55,
         n56, n57, n58;
  AOI22X1 U11 (.A(en), .B(d[7]), .C(q[7]), .D(n50), .Y(n58));
  AOI22X1 U12 (.A(d[6]), .B(en), .C(q[6]), .D(n50), .Y(n57));
  AOI22X1 U13 (.A(d[5]), .B(en), .C(q[5]), .D(n50), .Y(n56));
  AOI22X1 U14 (.A(d[4]), .B(en), .C(q[4]), .D(n50), .Y(n55));
  AOI22X1 U15 (.A(d[3]), .B(en), .C(q[3]), .D(n50), .Y(n54));
  AOI22X1 U16 ( .A(d[2]), .B(en), .C(q[2]), .D(n50), .Y(n53));
  AOI22X1 U17 (.A(d[1]), .B(en), .C(q[1]), .D(n50), .Y(n52));
  AOI22X1 U18 (.A(d[0]), .B(en), .C(q[0]), .D(n50), .Y(n51));
  DFFPOSX1 SCAN q reg 7 ( .D(n42), .TI(q[6]), .TE(test se), .CLK(clk), .Q(
       q[7]));
  DFFPOSX1 SCAN q reg 6 ( .D(n43), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
       q[6]));
  DFFPOSX1 SCAN q reg 5 ( .D(n44), .TI(q[4]), .TE(test se), .CLK(clk), .Q(
       q[5]));
  DFFPOSX1 SCAN q reg 4 ( .D(n45), .TI(q[3]), .TE(test se), .CLK(clk), .Q(
```

```
q[4]));
  DFFPOSX1 SCAN q reg 3 ( .D(n46), .TI(q[2]), .TE(test se), .CLK(clk), .Q(
       q[3]));
  q[2]));
  q[1]));
   \texttt{DFFPOSX1\_SCAN} \ \ q\_reg\_0\_ \ \ ( \ .\texttt{D}(n49), \ .\texttt{TI}(\texttt{test\_si}), \ .\texttt{TE}(\texttt{test\_se}), \ .\texttt{CLK}(\texttt{clk}), \ .\texttt{Q}(
       q[0]));
  INVX2 U26 ( .A(n58), .Y(n42) );
  INVX2 U27 ( .A(n57), .Y(n43));
  INVX2 U28 ( .A(n56), .Y(n44) );
  INVX2 U29 ( .A(n55), .Y(n45) );
  INVX2 U30 ( .A(n54), .Y(n46) );
  INVX2 U31 ( .A(n53), .Y(n47) );
  INVX2 U32 ( .A(n52), .Y(n48) );
  INVX2 U33 ( .A(n51), .Y(n49) );
  INVX2 U34 ( .A(en), .Y(n50) );
endmodule
module dff_WIDTH8_test_1 ( clk, d, q, test_si, test_se );
 input [7:0] d;
```

```
output [7:0] q;
 input clk, test si, test se;
 q[7]));
 DFFPOSX1 SCAN q reg 6 ( .D(d[6]), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
      q[6]));
 q[5]));
 DFFPOSX1 SCAN q reg 4 ( .D(d[4]), .TI(q[3]), .TE(test se), .CLK(clk), .Q(
      q[4]));
 DFFPOSX1 SCAN q reg 3 ( .D(d[3]), .TI(q[2]), .TE(test se), .CLK(clk), .Q(
      q[3]));
 DFFPOSX1 SCAN q reg 2 ( .D(d[2]), .TI(q[1]), .TE(test se), .CLK(clk), .Q(
      q[2]));
 DFFPOSX1 SCAN q reg 1 ( .D(d[1]), .TI(q[0]), .TE(test se), .CLK(clk), .Q(
      q[1]));
 DFFPOSX1 SCAN q reg 0 ( .D(d[0]), .TI(test si), .TE(test se), .CLK(clk),
      .Q(q[0]));
endmodule
```

```
module dffenr_WIDTH8_test_1 ( clk, reset, en, d, q, test_si, test_se );
  input [7:0] d;
  output [7:0] q;
  input clk, reset, en, test si, test se;
  wire n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n36, n37, n38, n39,
         n40, n41, n42, n43, n44;
  AOI22X1 U12 (.A(q[7]), .B(n11), .C(d[7]), .D(n12), .Y(n10));
  AOI22X1 U13 (.A(q[6]), .B(n11), .C(d[6]), .D(n12), .Y(n13));
  AOI22X1 U14 (.A(q[5]), .B(n11), .C(d[5]), .D(n12), .Y(n14));
  AOI22X1 U15 (.A(q[4]), .B(n11), .C(d[4]), .D(n12), .Y(n15));
  AOI22X1 U16 ( .A(q[3]), .B(n11), .C(d[3]), .D(n12), .Y(n16));
  AOI22X1 U17 (.A(q[2]), .B(n11), .C(d[2]), .D(n12), .Y(n17));
  AOI22X1 U18 (.A(q[1]), .B(n11), .C(d[1]), .D(n12), .Y(n18));
  AOI22X1 U19 (.A(q[0]), .B(n11), .C(d[0]), .D(n12), .Y(n19));
  NOR2X1 U20 ( .A(n12), .B(reset), .Y(n11) );
  NOR2X1 U21 ( .A(n44), .B(reset), .Y(n12) );
  DFFPOSX1 SCAN q reg 7 (.D(n43), .TI(q[6]), .TE(test se), .CLK(clk), .Q(
       q[7]));
  DFFPOSX1 SCAN q reg 6 ( .D(n42), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
       q[6]));
  DFFPOSX1 SCAN q reg 5 ( .D(n41), .TI(q[4]), .TE(test se), .CLK(clk), .Q(
       q[5]));
```

```
q[4]));
 DFFPOSX1 SCAN q reg 3 ( .D(n39), .TI(q[2]), .TE(test se), .CLK(clk), .Q(
      q[3]));
 q[2]));
 DFFPOSX1 SCAN q reg 1 ( .D(n37), .TI(q[0]), .TE(test se), .CLK(clk), .Q(
      q[1]));
 DFFPOSX1_SCAN q_reg_0_ ( .D(n36), .TI(test_si), .TE(test_se), .CLK(clk), .Q(
      q[0]));
 INVX2 U29 ( .A(n19), .Y(n36) );
 INVX2 U30 ( .A(n18), .Y(n37) );
 INVX2 U31 ( .A(n17), .Y(n38) );
 INVX2 U32 ( .A(n16), .Y(n39) );
 INVX2 U33 ( .A(n15), .Y(n40) );
 INVX2 U34 ( .A(n14), .Y(n41) );
 INVX2 U35 ( .A(n13), .Y(n42) );
 INVX2 U36 ( .A(n10), .Y(n43) );
 INVX2 U37 ( .A(en), .Y(n44) );
endmodule
module dff_WIDTH8_test_2 ( clk, d, q, test_si, test_se );
```

```
input [7:0] d;
output [7:0] q;
input clk, test si, test se;
q[7]));
DFFPOSX1 SCAN q reg 6 ( .D(d[6]), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
   q[6]));
q[5]));
q[4]));
q[3]));
q[2]));
DFFPOSX1 SCAN q reg 1 ( .D(d[1]), .TI(q[0]), .TE(test se), .CLK(clk), .Q(
   q[1]));
DFFPOSX1_SCAN q_reg_0_ ( .D(d[0]), .TI(test_si), .TE(test_se), .CLK(clk),
   .Q(q[0]));
endmodule
```

```
module regfile WIDTH8 REGBITS3 test 1 (clk, regwrite, ra1, ra2, wa, wd, rd1,
         rd2, test si, test so, test se );
  input [2:0] ra1;
  input [2:0] ra2;
  input [2:0] wa;
  input [7:0] wd;
  output [7:0] rd1;
  output [7:0] rd2;
  input clk, regwrite, test si, test se;
  output test so;
  wire RAM_62_, RAM_61_, RAM_60_, RAM_59_, RAM_58_, RAM_57_, RAM_56_,
          \mathtt{RAM} 55 , \mathtt{RAM} 54 , \mathtt{RAM} 53 , \mathtt{RAM} 52 , \mathtt{RAM} 51 , \mathtt{RAM} 50 , \mathtt{RAM} 49 ,
          RAM_48_, RAM_47_, RAM_46_, RAM_45_, RAM_44_, RAM_43_, RAM_42_,
          RAM_41_, RAM_40_, RAM_39_, RAM_38_, RAM_37_, RAM_36_, RAM_35_,
          RAM_34_, RAM_33_, RAM_32_, RAM_31_, RAM_30_, RAM_29_, RAM_28_,
          \mathtt{RAM}\ 27 , \mathtt{RAM}\ 26 , \mathtt{RAM}\ 25 , \mathtt{RAM}\ 24 , \mathtt{RAM}\ 23 , \mathtt{RAM}\ 22 , \mathtt{RAM}\ 21 ,
          RAM 20 , RAM 19 , RAM 18 , RAM 17 , RAM 16 , RAM 15 , RAM 14 ,
          RAM 13 , RAM 12 , RAM 11 , RAM 10 , RAM 9 , RAM 8 , n98, n99, n100,
          n101, n102, n103, n104, n105, n106, n107, n108, n109, n110, n111,
          n112, n113, n114, n115, n116, n117, n118, n119, n120, n121, n130,
          n131, n132, n133, n134, n135, n136, n137, n138, n139, n140, n141,
          n142, n143, n144, n145, n146, n147, n148, n149, n150, n151, n152,
```

```
n153, n79, n80, n81, n82, n84, n86, n87, n88, n89, n90, n91, n92, n93,
       n94, n95, n96, n97, n122, n123, n124, n125, n126, n127, n128, n129,
       n154, n155, n156, n157, n158, n159, n160, n161, n162, n163, n164,
       n165, n166, n167, n168, n169, n170, n171, n172, n173, n174, n176,
       n178, n179, n180, n181, n182, n183, n184, n185, n186, n187, n188,
       n189, n190, n191, n192, n193, n194, n195, n196, n197, n198, n199,
       n200, n201, n202, n203, n204, n205, n206, n207, n208, n209, n210,
       n211, n212, n213, n214, n215, n216, n217, n218, n219, n220, n221,
       n222, n223, n224, n225, n226, n227, n228, n229, n230, n231, n288,
      n289, n290, n291, n292, n293, n294, n295, n296, n297, n298, n299,
       n300, n301, n302, n303, n304, n305, n418, n419, n420, n421, n422,
      n423, n424, n425, n426, n427, n428, n429, n430, n431, n432, n433,
       n434, n435, n436, n437, n438, n439, n440, n441, n442, n443, n444,
       n445, n446, n447, n448, n449, n450, n451, n452, n453, n454, n455,
       n456, n457, n458, n459, n460, n461, n462, n463, n464, n465, n466,
       n467, n468, n469, n470, n471, n472, n473, n474, n475, n476, n477,
       n478, n479, n480, n481, n482, n483, n484, n485, n486, n487, n488,
       n489;
AND2X2 U2 ( .A(wa[2]), .B(regwrite), .Y(n218) );
OAI21X1 U81 ( .A(ra2[0]), .B(n79), .C(n80), .Y(rd2[7]) );
OAI21X1 U82 ( .A(n81), .B(n82), .C(n293), .Y(n80) );
OAI22X1 U83 ( .A(n436), .B(n457), .C(n304), .D(n441), .Y(n82) );
```

```
OAI22X1 U84 ( .A(n84), .B(n481), .C(n305), .D(n465), .Y(n81) );
AOI21X1 U85 ( .A(RAM 39 ), .B(n86), .C(n87), .Y(n79) );
OAI22X1 U86 ( .A(n304), .B(n449), .C(n305), .D(n473), .Y(n87) );
OAI21X1 U87 ( .A(n293), .B(n88), .C(n89), .Y(rd2[6]) );
OAI21X1 U88 ( .A(n90), .B(n91), .C(n293), .Y(n89) );
OAI22X1 U89 ( .A(n436), .B(n458), .C(n304), .D(n442), .Y(n91) );
OAI22X1 U90 ( .A(n84), .B(n482), .C(n305), .D(n466), .Y(n90) );
AOI21X1 U91 ( .A(RAM 38 ), .B(n86), .C(n92), .Y(n88) );
OAI22X1 U92 (.A(n304), .B(n450), .C(n305), .D(n474), .Y(n92));
OAI21X1 U93 ( .A(ra2[0]), .B(n93), .C(n94), .Y(rd2[5]) );
OAI21X1 U94 ( .A(n95), .B(n96), .C(n293), .Y(n94) );
OAI22X1 U95 ( .A(n436), .B(n459), .C(n304), .D(n443), .Y(n96) );
OAI22X1 U96 ( .A(n84), .B(n483), .C(n305), .D(n467), .Y(n95) );
AOI21X1 U97 ( .A(RAM 37 ), .B(n86), .C(n97), .Y(n93) );
OAI22X1 U98 (.A(n304), .B(n451), .C(n305), .D(n475), .Y(n97));
OAI21X1 U99 ( .A(n293), .B(n122), .C(n123), .Y(rd2[4]) );
OAI21X1 U100 ( .A(n124), .B(n125), .C(n293), .Y(n123));
OAI22X1 U101 ( .A(n436), .B(n460), .C(n304), .D(n444), .Y(n125) );
OAI22X1 U102 ( .A(n84), .B(n484), .C(n305), .D(n468), .Y(n124) );
AOI21X1 U103 ( .A(RAM 36 ), .B(n86), .C(n126), .Y(n122) );
OAI22X1 U104 ( .A(n304), .B(n452), .C(n305), .D(n476), .Y(n126) );
OAI21X1 U105 ( .A(ra2[0]), .B(n127), .C(n128), .Y(rd2[3]) );
OAI21X1 U106 ( .A(n129), .B(n154), .C(ra2[0]), .Y(n128) );
```

```
OAI22X1 U107 ( .A(n436), .B(n461), .C(n304), .D(n445), .Y(n154) );
OAI22X1 U108 ( .A(n84), .B(n485), .C(n305), .D(n469), .Y(n129) );
AOI21X1 U109 ( .A(RAM 35 ), .B(n86), .C(n155), .Y(n127) );
OAI22X1 U110 ( .A(n304), .B(n453), .C(n305), .D(n477), .Y(n155) );
OAI21X1 U111 ( .A(n293), .B(n156), .C(n157), .Y(rd2[2]) );
OAI21X1 U112 ( .A(n158), .B(n159), .C(n293), .Y(n157) );
OAI22X1 U113 ( .A(n436), .B(n462), .C(n304), .D(n446), .Y(n159) );
OAI22X1 U114 ( .A(n84), .B(n486), .C(n305), .D(n470), .Y(n158) );
AOI21X1 U115 ( .A(RAM 34 ), .B(n86), .C(n160), .Y(n156) );
OAI22X1 U116 ( .A(n304), .B(n454), .C(n305), .D(n478), .Y(n160) );
OAI21X1 U117 ( .A(ra2[0]), .B(n161), .C(n162), .Y(rd2[1]) );
OAI21X1 U118 ( .A(n163), .B(n164), .C(ra2[0]), .Y(n162) );
OAI22X1 U119 ( .A(n436), .B(n463), .C(n304), .D(n447), .Y(n164) );
OAI22X1 U120 ( .A(n84), .B(n487), .C(n305), .D(n471), .Y(n163) );
AOI21X1 U121 ( .A(RAM 33 ), .B(n86), .C(n165), .Y(n161) );
OAI22X1 U122 ( .A(n304), .B(n455), .C(n305), .D(n479), .Y(n165) );
OAI21X1 U123 ( .A(n293), .B(n166), .C(n167), .Y(rd2[0]) );
OAI21X1 U124 ( .A(n168), .B(n169), .C(n293), .Y(n167) );
OAI22X1 U125 ( .A(n436), .B(n464), .C(n304), .D(n448), .Y(n169) );
OAI22X1 U126 ( .A(n84), .B(n488), .C(n305), .D(n472), .Y(n168) );
OR2X1 U127 ( .A(ra2[2]), .B(ra2[1]), .Y(n84) );
AOI21X1 U128 ( .A(RAM 32 ), .B(n86), .C(n170), .Y(n166) );
OAI22X1 U129 ( .A(n304), .B(n456), .C(n305), .D(n480), .Y(n170) );
```

```
NOR2X1 U132 ( .A(n437), .B(ra2[1]), .Y(n86) );
OAI21X1 U133 ( .A(ra1[0]), .B(n171), .C(n172), .Y(rd1[7]) );
OAI21X1 U134 ( .A(n173), .B(n174), .C(n295), .Y(n172) );
OAI22X1 U135 ( .A(n457), .B(n434), .C(n441), .D(n302), .Y(n174) );
OAI22X1 U136 ( .A(n481), .B(n176), .C(n465), .D(n303), .Y(n173) );
AOI21X1 U137 ( .A(n178), .B(RAM 39 ), .C(n179), .Y(n171) );
OAI22X1 U138 ( .A(n449), .B(n302), .C(n473), .D(n303), .Y(n179) );
OAI21X1 U139 ( .A(n295), .B(n180), .C(n181), .Y(rd1[6]) );
OAI21X1 U140 ( .A(n182), .B(n183), .C(n295), .Y(n181) );
OAI22X1 U141 ( .A(n458), .B(n434), .C(n442), .D(n302), .Y(n183) );
OAI22X1 U142 ( .A(n482), .B(n176), .C(n466), .D(n303), .Y(n182) );
AOI21X1 U143 ( .A(n178), .B(RAM 38 ), .C(n184), .Y(n180) );
OAI22X1 U144 ( .A(n450), .B(n302), .C(n474), .D(n303), .Y(n184) );
OAI21X1 U145 ( .A(ra1[0]), .B(n185), .C(n186), .Y(rd1[5]) );
OAI21X1 U146 ( .A(n187), .B(n188), .C(n295), .Y(n186) );
OAI22X1 U147 ( .A(n459), .B(n434), .C(n443), .D(n302), .Y(n188) );
OAI22X1 U148 ( .A(n483), .B(n176), .C(n467), .D(n303), .Y(n187) );
AOI21X1 U149 ( .A(n178), .B(RAM 37 ), .C(n189), .Y(n185) );
OAI22X1 U150 ( .A(n451), .B(n302), .C(n475), .D(n303), .Y(n189) );
OAI21X1 U151 ( .A(n295), .B(n190), .C(n191), .Y(rd1[4]) );
OAI21X1 U152 ( .A(n192), .B(n193), .C(n295), .Y(n191) );
OAI22X1 U153 ( .A(n460), .B(n434), .C(n444), .D(n302), .Y(n193) );
OAI22X1 U154 ( .A(n484), .B(n176), .C(n468), .D(n303), .Y(n192) );
```

```
AOI21X1 U155 ( .A(n178), .B(RAM 36 ), .C(n194), .Y(n190) );
OAI22X1 U156 ( .A(n452), .B(n302), .C(n476), .D(n303), .Y(n194) );
OAI21X1 U157 ( .A(ra1[0]), .B(n195), .C(n196), .Y(rd1[3]) );
OAI21X1 U158 ( .A(n197), .B(n198), .C(ra1[0]), .Y(n196) );
OAI22X1 U159 ( .A(n461), .B(n434), .C(n445), .D(n302), .Y(n198) );
OAI22X1 U160 ( .A(n485), .B(n176), .C(n469), .D(n303), .Y(n197) );
AOI21X1 U161 ( .A(n178), .B(RAM 35 ), .C(n199), .Y(n195) );
OAI22X1 U162 ( .A(n453), .B(n302), .C(n477), .D(n303), .Y(n199) );
OAI21X1 U163 ( .A(n295), .B(n200), .C(n201), .Y(rd1[2]) );
OAI21X1 U164 ( .A(n202), .B(n203), .C(n295), .Y(n201) );
OAI22X1 U165 ( .A(n462), .B(n434), .C(n446), .D(n302), .Y(n203) );
OAI22X1 U166 ( .A(n486), .B(n176), .C(n470), .D(n303), .Y(n202) );
AOI21X1 U167 ( .A(n178), .B(RAM 34 ), .C(n204), .Y(n200) );
OAI22X1 U168 ( .A(n454), .B(n302), .C(n478), .D(n303), .Y(n204) );
OAI21X1 U169 ( .A(ra1[0]), .B(n205), .C(n206), .Y(rd1[1]) );
OAI21X1 U170 ( .A(n207), .B(n208), .C(ra1[0]), .Y(n206) );
OAI22X1 U171 ( .A(n463), .B(n434), .C(n447), .D(n302), .Y(n208) );
OAI22X1 U172 ( .A(n487), .B(n176), .C(n471), .D(n303), .Y(n207) );
AOI21X1 U173 ( .A(n178), .B(RAM 33 ), .C(n209), .Y(n205) );
OAI22X1 U174 ( .A(n455), .B(n302), .C(n479), .D(n303), .Y(n209) );
OAI21X1 U175 ( .A(n295), .B(n210), .C(n211), .Y(rd1[0]) );
OAI21X1 U176 ( .A(n212), .B(n213), .C(n295), .Y(n211) );
OAI22X1 U177 ( .A(n464), .B(n434), .C(n448), .D(n302), .Y(n213) );
```

```
OAI22X1 U178 ( .A(n488), .B(n176), .C(n472), .D(n303), .Y(n212) );
OR2X1 U179 ( .A(ra1[2]), .B(ra1[1]), .Y(n176) );
AOI21X1 U180 ( .A(n178), .B(RAM 32 ), .C(n214), .Y(n210) );
OAI22X1 U181 ( .A(n456), .B(n302), .C(n480), .D(n303), .Y(n214) );
NOR2X1 U184 ( .A(n435), .B(ra1[1]), .Y(n178) );
OAI22X1 U185 ( .A(n296), .B(n487), .C(n215), .D(n430), .Y(n99) );
OAI22X1 U186 ( .A(n296), .B(n488), .C(n215), .D(n432), .Y(n98) );
OAI22X1 U187 ( .A(n301), .B(n441), .C(n418), .D(n217), .Y(n153) );
OAI22X1 U188 ( .A(n301), .B(n442), .C(n420), .D(n217), .Y(n152) );
OAI22X1 U189 ( .A(n301), .B(n443), .C(n422), .D(n217), .Y(n151) );
OAI22X1 U190 ( .A(n301), .B(n444), .C(n424), .D(n217), .Y(n150) );
OAI22X1 U191 ( .A(n301), .B(n445), .C(n426), .D(n217), .Y(n149) );
OAI22X1 U192 ( .A(n301), .B(n446), .C(n428), .D(n217), .Y(n148) );
OAI22X1 U193 ( .A(n301), .B(n447), .C(n430), .D(n217), .Y(n147) );
OAI22X1 U194 ( .A(n301), .B(n448), .C(n432), .D(n217), .Y(n146) );
NAND3X1 U195 ( .A(n218), .B(wa[0]), .C(wa[1]), .Y(n217));
OAI22X1 U196 ( .A(n300), .B(n449), .C(n418), .D(n219), .Y(n145) );
OAI22X1 U197 ( .A(n300), .B(n450), .C(n420), .D(n219), .Y(n144) );
OAI22X1 U198 (.A(n300), .B(n451), .C(n422), .D(n219), .Y(n143));
OAI22X1 U199 ( .A(n300), .B(n452), .C(n424), .D(n219), .Y(n142) );
OAI22X1 U200 ( .A(n300), .B(n453), .C(n426), .D(n219), .Y(n141) );
OAI22X1 U201 ( .A(n300), .B(n454), .C(n428), .D(n219), .Y(n140) );
OAI22X1 U202 ( .A(n300), .B(n455), .C(n430), .D(n219), .Y(n139) );
```

```
OAI22X1 U203 ( .A(n300), .B(n456), .C(n432), .D(n219), .Y(n138) );
NAND3X1 U204 ( .A(n218), .B(n440), .C(wa[1]), .Y(n219) );
OAI22X1 U205 ( .A(n299), .B(n457), .C(n418), .D(n220), .Y(n137) );
OAI22X1 U206 ( .A(n299), .B(n458), .C(n420), .D(n220), .Y(n136) );
OAI22X1 U207 ( .A(n299), .B(n459), .C(n422), .D(n220), .Y(n135) );
OAI22X1 U208 ( .A(n299), .B(n460), .C(n424), .D(n220), .Y(n134) );
OAI22X1 U209 ( .A(n299), .B(n461), .C(n426), .D(n220), .Y(n133) );
OAI22X1 U210 ( .A(n299), .B(n462), .C(n428), .D(n220), .Y(n132) );
OAI22X1 U211 ( .A(n299), .B(n463), .C(n430), .D(n220), .Y(n131) );
OAI22X1 U212 ( .A(n299), .B(n464), .C(n432), .D(n220), .Y(n130) );
NAND3X1 U213 ( .A(wa[0]), .B(n439), .C(n218), .Y(n220) );
AOI22X1 U214 ( .A(n222), .B(RAM 39 ), .C(wd[7]), .D(n298), .Y(n221) );
AOI22X1 U215 ( .A(n222), .B(RAM 38 ), .C(wd[6]), .D(n298), .Y(n223) );
AOI22X1 U216 ( .A(n222), .B(RAM 37 ), .C(wd[5]), .D(n298), .Y(n224) );
AOI22X1 U217 ( .A(n222), .B(RAM 36 ), .C(wd[4]), .D(n298), .Y(n225) );
AOI22X1 U218 ( .A(n222), .B(RAM 35 ), .C(wd[3]), .D(n298), .Y(n226) );
AOI22X1 U219 ( .A(n222), .B(RAM 34 ), .C(wd[2]), .D(n298), .Y(n227) );
AOI22X1 U220 ( .A(n222), .B(RAM 33 ), .C(wd[1]), .D(n298), .Y(n228) );
AOI22X1 U221 ( .A(n222), .B(RAM 32 ), .C(wd[0]), .D(n298), .Y(n229) );
NAND3X1 U222 ( .A(n440), .B(n439), .C(n218), .Y(n222) );
OAI22X1 U223 ( .A(n297), .B(n465), .C(n418), .D(n230), .Y(n121) );
OAI22X1 U224 ( .A(n297), .B(n466), .C(n420), .D(n230), .Y(n120) );
OAI22X1 U225 ( .A(n297), .B(n467), .C(n422), .D(n230), .Y(n119) );
```

```
OAI22X1 U226 ( .A(n297), .B(n468), .C(n424), .D(n230), .Y(n118) );
OAI22X1 U227 ( .A(n297), .B(n469), .C(n426), .D(n230), .Y(n117) );
OAI22X1 U228 ( .A(n297), .B(n470), .C(n428), .D(n230), .Y(n116) );
OAI22X1 U229 ( .A(n297), .B(n471), .C(n430), .D(n230), .Y(n115) );
OAI22X1 U230 ( .A(n297), .B(n472), .C(n432), .D(n230), .Y(n114) );
NAND3X1 U231 ( .A(wa[0]), .B(n216), .C(wa[1]), .Y(n230) );
OAI22X1 U232 ( .A(n438), .B(n473), .C(n418), .D(n231), .Y(n113) );
OAI22X1 U233 ( .A(n438), .B(n474), .C(n420), .D(n231), .Y(n112) );
OAI22X1 U234 ( .A(n438), .B(n475), .C(n422), .D(n231), .Y(n111) );
OAI22X1 U235 ( .A(n438), .B(n476), .C(n424), .D(n231), .Y(n110) );
OAI22X1 U236 ( .A(n438), .B(n477), .C(n426), .D(n231), .Y(n109) );
OAI22X1 U237 ( .A(n438), .B(n478), .C(n428), .D(n231), .Y(n108) );
OAI22X1 U238 ( .A(n438), .B(n479), .C(n430), .D(n231), .Y(n107) );
OAI22X1 U239 ( .A(n438), .B(n480), .C(n432), .D(n231), .Y(n106) );
NAND3X1 U240 ( .A(n216), .B(n440), .C(wa[1]), .Y(n231));
OAI22X1 U241 ( .A(n296), .B(n481), .C(n215), .D(n418), .Y(n105) );
OAI22X1 U242 ( .A(n296), .B(n482), .C(n215), .D(n420), .Y(n104) );
OAI22X1 U243 ( .A(n296), .B(n483), .C(n215), .D(n422), .Y(n103) );
OAI22X1 U244 (.A(n296), .B(n484), .C(n215), .D(n424), .Y(n102));
OAI22X1 U245 ( .A(n296), .B(n485), .C(n215), .D(n426), .Y(n101) );
OAI22X1 U246 ( .A(n296), .B(n486), .C(n215), .D(n428), .Y(n100) );
NAND3X1 U247 ( .A(n216), .B(n439), .C(wa[0]), .Y(n215));
NOR2X1 U248 ( .A(n489), .B(wa[2]), .Y(n216) );
```

```
DFFPOSX1 SCAN RAM reg 7 7 ( .D(n153), .TI(RAM 62 ), .TE(test se), .CLK(clk), .Q(test so) );
DFFPOSX1 SCAN RAM reg 7 6 ( .D(n152), .TI(RAM 61 ), .TE(test se), .CLK(clk), .Q(RAM 62 ) );
DFFPOSX1 SCAN RAM reg 7 5 ( .D(n151), .TI(RAM 60 ), .TE(test se), .CLK(clk), .Q(RAM 61 ) );
DFFPOSX1 SCAN RAM reg 7 4 ( .D(n150), .TI(RAM 59 ), .TE(test se), .CLK(clk), .Q(RAM 60 ) );
DFFPOSX1 SCAN RAM reg 7 3 ( .D(n149), .TI(RAM 58 ), .TE(test se), .CLK(clk), .Q(RAM 59 ) );
DFFPOSX1 SCAN RAM reg 7 2 ( .D(n148), .TI(RAM 57 ), .TE(test se), .CLK(clk), .Q(RAM 58 ) );
DFFPOSX1 SCAN RAM reg 7 1 ( .D(n147), .TI(RAM 56 ), .TE(test se), .CLK(clk), .Q(RAM 57 ) );
DFFPOSX1 SCAN RAM reg 7 0 (.D(n146), .TI(RAM 55), .TE(test se), .CLK(clk), .Q(RAM 56));
DFFPOSX1 SCAN RAM reg 6 7 ( .D(n145), .TI(RAM 54 ), .TE(test se), .CLK(clk), .Q(RAM 55 ) );
DFFPOSX1 SCAN RAM reg 6 6 ( .D(n144), .TI(RAM 53 ), .TE(test se), .CLK(clk), .Q(RAM 54 ) );
DFFPOSX1 SCAN RAM reg 6 5 ( .D(n143), .TI(RAM 52 ), .TE(test se), .CLK(clk), .Q(RAM 53 ) );
DFFPOSX1 SCAN RAM reg 6 4 ( .D(n142), .TI(RAM 51 ), .TE(test se), .CLK(clk), .Q(RAM 52 ) );
DFFPOSX1 SCAN RAM reg 6 3 ( .D(n141), .TI(RAM 50 ), .TE(test se), .CLK(clk), .Q(RAM 51 ) );
 \texttt{DFFPOSX1 SCAN RAM reg 6 2 (.D(n140), .TI(RAM\_49\_), .TE(test\_se), .CLK(clk), .Q(RAM\_50\_)); } 
DFFPOSX1 SCAN RAM reg 6 1 (.D(n139), .TI(RAM 48), .TE(test se), .CLK(clk), .Q(RAM 49));
DFFPOSX1 SCAN RAM reg 6 0 ( .D(n138), .TI(RAM 47 ), .TE(test se), .CLK(clk), .Q(RAM 48 ) );
DFFPOSX1 SCAN RAM reg 5 7 ( .D(n137), .TI(RAM 46 ), .TE(test se), .CLK(clk), .Q(RAM 47 ) );
DFFPOSX1 SCAN RAM reg 5 6 (.D(n136), .TI(RAM 45), .TE(test se), .CLK(clk), .Q(RAM 46));
DFFPOSX1 SCAN RAM reg 5 5 (.D(n135), .TI(RAM 44), .TE(test se), .CLK(clk), .Q(RAM 45));
DFFPOSX1 SCAN RAM reg 5 4 (.D(n134), .TI(RAM 43), .TE(test se), .CLK(clk), .Q(RAM 44));
DFFPOSX1 SCAN RAM reg 5 3 ( .D(n133), .TI(RAM 42 ), .TE(test se), .CLK(clk), .Q(RAM 43 ) );
DFFPOSX1 SCAN RAM reg 5 2 ( .D(n132), .TI(RAM 41 ), .TE(test se), .CLK(clk), .Q(RAM 42 ) );
DFFPOSX1 SCAN RAM reg 5 1 ( .D(n131), .TI(RAM 40 ), .TE(test se), .CLK(clk), .Q(RAM 41 ) );
```

```
DFFPOSX1 SCAN RAM reg 5 0 (.D(n130), .TI(RAM 39), .TE(test se), .CLK(clk), .Q(RAM 40));
DFFPOSX1 SCAN RAM reg 4 7 ( .D(n419), .TI(RAM 38 ), .TE(test se), .CLK(clk), .Q(RAM 39 ) );
DFFPOSX1 SCAN RAM reg 4 6 (.D(n421), .TI(RAM 37), .TE(test se), .CLK(clk), .Q(RAM 38));
DFFPOSX1 SCAN RAM reg 4 5 ( .D(n423), .TI(RAM 36 ), .TE(test se), .CLK(clk), .Q(RAM 37 ) );
DFFPOSX1 SCAN RAM reg 4 4 ( .D(n425), .TI(RAM 35 ), .TE(test se), .CLK(clk), .Q(RAM 36 ) );
DFFPOSX1 SCAN RAM reg 4 3 (.D(n427), .TI(RAM 34), .TE(test se), .CLK(clk), .Q(RAM 35));
DFFPOSX1 SCAN RAM reg 4 2 ( .D(n429), .TI(RAM 33 ), .TE(test se), .CLK(clk), .Q(RAM 34 ) );
DFFPOSX1 SCAN RAM reg 4 1 (.D(n431), .TI(RAM 32), .TE(test se), .CLK(clk), .Q(RAM 33));
DFFPOSX1 SCAN RAM reg 4 0 (.D(n433), .TI(RAM 31), .TE(test se), .CLK(clk), .Q(RAM 32));
DFFPOSX1 SCAN RAM reg 3 7 ( .D(n121), .TI(RAM 30 ), .TE(test se), .CLK(clk), .Q(RAM 31 ) );
DFFPOSX1 SCAN RAM reg 3 6 (.D(n120), .TI(RAM 29), .TE(test se), .CLK(clk), .Q(RAM 30));
DFFPOSX1 SCAN RAM reg 3 5 (.D(n119), .TI(RAM 28), .TE(test se), .CLK(clk), .Q(RAM 29));
DFFPOSX1 SCAN RAM reg 3 4 ( .D(n118), .TI(RAM 27 ), .TE(test se), .CLK(clk), .Q(RAM 28 ) );
DFFPOSX1 SCAN RAM reg 3 3 ( .D(n117), .TI(RAM 26 ), .TE(test se), .CLK(clk), .Q(RAM 27 ) );
DFFPOSX1 SCAN RAM reg 3 2 ( .D(n116), .TI(RAM 25 ), .TE(test se), .CLK(clk), .Q(RAM 26 ) );
DFFPOSX1 SCAN RAM reg 3 1 ( .D(n115), .TI(RAM 24 ), .TE(test se), .CLK(clk), .Q(RAM 25 ) );
DFFPOSX1 SCAN RAM reg 3 0 (.D(n114), .TI(RAM 23), .TE(test se), .CLK(clk), .Q(RAM 24));
DFFPOSX1 SCAN RAM reg 2 7 ( .D(n113), .TI(RAM 22 ), .TE(test se), .CLK(clk), .Q(RAM 23 ) );
DFFPOSX1 SCAN RAM reg 2 6 (.D(n112), .TI(RAM 21), .TE(test se), .CLK(clk), .Q(RAM 22));
DFFPOSX1 SCAN RAM reg 2 5 (.D(n111), .TI(RAM 20), .TE(test se), .CLK(clk), .Q(RAM 21));
DFFPOSX1 SCAN RAM reg 2 4 (.D(n110), .TI(RAM 19), .TE(test se), .CLK(clk), .Q(RAM 20));
DFFPOSX1 SCAN RAM reg 2 3 ( .D(n109), .TI(RAM 18 ), .TE(test se), .CLK(clk), .Q(RAM 19 ) );
DFFPOSX1 SCAN RAM reg 2 2 ( .D(n108), .TI(RAM 17 ), .TE(test se), .CLK(clk), .Q(RAM 18 ) );
```

```
DFFPOSX1 SCAN RAM reg 2 1 ( .D(n107), .TI(RAM 16 ), .TE(test se), .CLK(clk), .Q(RAM 17 ) );
DFFPOSX1 SCAN RAM reg 2 0 ( .D(n106), .TI(RAM 15 ), .TE(test se), .CLK(clk), .Q(RAM 16 ) );
DFFPOSX1 SCAN RAM reg 1 7 ( .D(n105), .TI(RAM 14 ), .TE(test se), .CLK(clk), .Q(RAM 15 ) );
DFFPOSX1 SCAN RAM reg 1 6 (.D(n104), .TI(RAM 13), .TE(test se), .CLK(clk), .Q(RAM 14));
DFFPOSX1 SCAN RAM reg 1 5 ( .D(n103), .TI(RAM 12 ), .TE(test se), .CLK(clk), .Q(RAM 13 ) );
DFFPOSX1_SCAN RAM_reg_1_4_ ( .D(n102), .TI(RAM_11_), .TE(test_se), .CLK(clk), .Q(RAM_12_) );
DFFPOSX1 SCAN RAM reg 1 3 ( .D(n101), .TI(RAM 10 ), .TE(test se), .CLK(clk), .Q(RAM 11 ) );
DFFPOSX1 SCAN RAM reg 1 2 ( .D(n100), .TI(RAM 9 ), .TE(test se), .CLK(clk),
     .Q(RAM 10 ));
DFFPOSX1 SCAN RAM reg 1 1 ( .D(n99), .TI(RAM 8 ), .TE(test se), .CLK(clk),
      .Q(RAM 9 ));
DFFPOSX1 SCAN RAM reg 1 0 (.D(n98), .TI(test si), .TE(test se), .CLK(clk),
      .Q(RAM 8 ));
INVX2 U3 ( .A(n222), .Y(n298) );
INVX2 U4 ( .A(n219), .Y(n300) );
INVX2 U5 ( .A(n230), .Y(n297) );
INVX2 U6 ( .A(n215), .Y(n296) );
INVX2 U7 ( .A(n220), .Y(n299) );
INVX2 U8 ( .A(n217), .Y(n301));
INVX2 U9 ( .A(n290), .Y(n303));
INVX2 U10 ( .A(n291), .Y(n302) );
INVX2 U11 ( .A(n288), .Y(n305) );
INVX2 U12 ( .A(n289), .Y(n304));
```

```
INVX2 U13 ( .A(n292), .Y(n293) );
INVX2 U14 ( .A(n294), .Y(n295) );
AND2X2 U15 ( .A(ra2[1]), .B(n437), .Y(n288) );
INVX2 U16 ( .A(ra2[0]), .Y(n292) );
AND2X2 U17 ( .A(ra2[2]), .B(ra2[1]), .Y(n289) );
AND2X2 U18 ( .A(ral[1]), .B(n435), .Y(n290));
AND2X2 U19 ( .A(ra1[2]), .B(ra1[1]), .Y(n291) );
INVX2 U20 ( .A(ra1[0]), .Y(n294) );
INVX2 U297 ( .A(wd[7]), .Y(n418) );
INVX2 U298 ( .A(n221), .Y(n419) );
INVX2 U299 ( .A(wd[6]), .Y(n420));
INVX2 U300 ( .A(n223), .Y(n421) );
INVX2 U301 ( .A(wd[5]), .Y(n422) );
INVX2 U302 ( .A(n224), .Y(n423) );
INVX2 U303 ( .A(wd[4]), .Y(n424) );
INVX2 U304 ( .A(n225), .Y(n425) );
INVX2 U305 ( .A(wd[3]), .Y(n426) );
INVX2 U306 ( .A(n226), .Y(n427) );
INVX2 U307 ( .A(wd[2]), .Y(n428) );
INVX2 U308 ( .A(n227), .Y(n429) );
INVX2 U309 ( .A(wd[1]), .Y(n430));
INVX2 U310 ( .A(n228), .Y(n431) );
INVX2 U311 ( .A(wd[0]), .Y(n432) );
```

```
INVX2 U312 ( .A(n229), .Y(n433) );
INVX2 U313 ( .A(n178), .Y(n434) );
INVX2 U314 ( .A(ra1[2]), .Y(n435) );
INVX2 U315 ( .A(n86), .Y(n436) );
INVX2 U316 ( .A(ra2[2]), .Y(n437) );
INVX2 U317 ( .A(n231), .Y(n438) );
INVX2 U318 ( .A(wa[1]), .Y(n439) );
INVX2 U319 ( .A(wa[0]), .Y(n440) );
INVX2 U320 ( .A(test so), .Y(n441) );
INVX2 U321 ( .A(RAM_62_), .Y(n442) );
INVX2 U322 ( .A(RAM 61 ), .Y(n443) );
INVX2 U323 ( .A(RAM_60_), .Y(n444) );
INVX2 U324 ( .A(RAM 59 ), .Y(n445) );
INVX2 U325 ( .A(RAM 58 ), .Y(n446) );
INVX2 U326 ( .A(RAM_57_), .Y(n447) );
INVX2 U327 ( .A(RAM_56_), .Y(n448) );
INVX2 U328 ( .A(RAM 55 ), .Y(n449) );
INVX2 U329 ( .A(RAM 54 ), .Y(n450) );
INVX2 U330 ( .A(RAM 53 ), .Y(n451) );
INVX2 U331 ( .A(RAM 52 ), .Y(n452) );
INVX2 U332 ( .A(RAM_51_), .Y(n453) );
INVX2 U333 ( .A(RAM 50 ), .Y(n454) );
INVX2 U334 ( .A(RAM_49_), .Y(n455) );
```

```
INVX2 U335 ( .A(RAM_48_), .Y(n456) );
INVX2 U336 ( .A(RAM 47 ), .Y(n457) );
INVX2 U337 ( .A(RAM 46 ), .Y(n458) );
INVX2 U338 ( .A(RAM 45 ), .Y(n459) );
INVX2 U339 ( .A(RAM 44 ), .Y(n460) );
INVX2 U340 ( .A(RAM_43_), .Y(n461) );
INVX2 U341 ( .A(RAM 42 ), .Y(n462) );
INVX2 U342 ( .A(RAM 41 ), .Y(n463) );
INVX2 U343 ( .A(RAM_40_), .Y(n464) );
INVX2 U344 ( .A(RAM_31_), .Y(n465) );
INVX2 U345 ( .A(RAM_30_), .Y(n466) );
INVX2 U346 ( .A(RAM 29 ), .Y(n467) );
INVX2 U347 ( .A(RAM 28 ), .Y(n468) );
INVX2 U348 ( .A(RAM 27 ), .Y(n469) );
INVX2 U349 ( .A(RAM_26_), .Y(n470) );
INVX2 U350 ( .A(RAM_25_), .Y(n471) );
INVX2 U351 ( .A(RAM 24 ), .Y(n472) );
INVX2 U352 ( .A(RAM 23 ), .Y(n473) );
INVX2 U353 ( .A(RAM 22 ), .Y(n474) );
INVX2 U354 ( .A(RAM 21 ), .Y(n475) );
INVX2 U355 ( .A(RAM_20_), .Y(n476) );
INVX2 U356 ( .A(RAM 19 ), .Y(n477) );
INVX2 U357 ( .A(RAM 18 ), .Y(n478) );
```

```
INVX2 U358 ( .A(RAM_17_), .Y(n479) );
 INVX2 U359 ( .A(RAM 16 ), .Y(n480) );
 INVX2 U360 ( .A(RAM 15 ), .Y(n481) );
 INVX2 U361 ( .A(RAM 14 ), .Y(n482) );
 INVX2 U362 ( .A(RAM 13 ), .Y(n483) );
 INVX2 U363 ( .A(RAM_12_), .Y(n484) );
 INVX2 U364 ( .A(RAM 11 ), .Y(n485) );
 INVX2 U365 ( .A(RAM 10 ), .Y(n486) );
 INVX2 U366 ( .A(RAM_9_), .Y(n487) );
 INVX2 U367 ( .A(RAM_8_), .Y(n488) );
 INVX2 U368 ( .A(regwrite), .Y(n489) );
endmodule
module dff_WIDTH8_test_3 ( clk, d, q, test_si, test_se );
 input [7:0] d;
 output [7:0] q;
 input clk, test si, test se;
 q[7]));
 DFFPOSX1 SCAN q reg 6 ( .D(d[6]), .TI(q[5]), .TE(test se), .CLK(clk), .Q(
```

```
q[6]));
 DFFPOSX1 SCAN q reg 5 ( .D(d[5]), .TI(q[4]), .TE(test se), .CLK(clk), .Q(
       q[5]));
 DFFPOSX1 SCAN q reg 4 ( .D(d[4]), .TI(q[3]), .TE(test se), .CLK(clk), .Q(
       q[4]));
 q[3]));
 DFFPOSX1 SCAN q reg 2 ( .D(d[2]), .TI(q[1]), .TE(test se), .CLK(clk), .Q(
       q[2]));
 DFFPOSX1 SCAN q reg 1 ( .D(d[1]), .TI(q[0]), .TE(test se), .CLK(clk), .Q(
       q[1]));
 DFFPOSX1_SCAN q_reg_0_ ( .D(d[0]), .TI(test_si), .TE(test_se), .CLK(clk),
       .Q(q[0]));
endmodule
module datapath WIDTH8 REGBITS3 test 1 ( clk, reset, const gnd, memdata,
       alusrca, memtoreg, iord, pcen, regwrite, regdst, pcsource, alusrcb,
       irwrite, alucont, zero, instr, adr, writedata, test si, test se );
 input [7:0] memdata;
 input [1:0] pcsource;
 input [1:0] alusrcb;
 input [3:0] irwrite;
```

```
input [2:0] alucont;
output [31:0] instr;
output [7:0] adr;
output [7:0] writedata;
input clk, reset, const_gnd, alusrca, memtoreg, iord, pcen, regwrite, regdst,
       test_si, test_se;
output zero;
wire n3, n4, n5, n7;
      [2:0] wa;
wire
wire
     [7:0] nextpc;
wire
      [7:0] pc;
      [7:0] md;
wire
wire
      [7:0] rd1;
wire
      [7:0] a;
      [7:0] rd2;
wire
wire
     [7:0] aluresult;
wire
     [7:0] aluout;
     [7:0] src1;
wire
wire [7:0] src2;
wire [7:0] wd;
mux2 WIDTH3 regmux ( .d0(instr[18:16]), .d1(instr[13:11]), .s(regdst), .y(wa) );
dffen_WIDTH8_test_0 ir0 ( .clk(clk), .en(irwrite[3]), .d(memdata), .q(
```

```
instr[7:0]), .test si(a[7]), .test se(test se));
 dffen WIDTH8 test 1 ir1 ( .clk(clk), .en(irwrite[2]), .d(memdata), .q(
       instr[15:8]), .test si(instr[7]), .test se(test se) );
 dffen WIDTH8 test 2 ir2 ( .clk(clk), .en(irwrite[1]), .d(memdata), .q(
       instr[23:16]), .test si(instr[15]), .test se(test se) );
 dffen WIDTH8 test 3 ir3 ( .clk(clk), .en(irwrite[0]), .d(memdata), .q(
       instr[31:24]), .test si(instr[23]), .test se(test se) );
 dffenr WIDTH8 test 1 pcreg ( .clk(clk), .reset(reset), .en(pcen), .d(nextpc),
        .q(pc), .test si(md[7]), .test se(test se));
 dff WIDTH8 test 1 mdr ( .clk(clk), .d(memdata), .q(md), .test si(instr[31]),
       .test se(test se) );
 dff WIDTH8 test 0 areg ( .clk(clk), .d(rd1), .q(a), .test si(test si),
        .test se(test se) );
 dff WIDTH8 test 3 wrd (.clk(clk), .d(rd2), .q(writedata), .test si(n7),
        .test se(test se) );
 dff WIDTH8 test 2 res ( .clk(clk), .d(aluresult), .q(aluout), .test si(pc[7]), .test se(test se) );
 mux2 WIDTH8 2 adrmux ( .d0(pc), .d1(aluout), .s(iord), .y(adr) );
 mux2 WIDTH8 1 src1mux ( .d0(pc), .d1(a), .s(alusrca), .y(src1) );
 mux4 WIDTH8 1 src2mux ( .d0(writedata), .d1({n5, n4, n5, n4, n5, n4, n5, n3}), .d2(instr[7:0]),
.d3({instr[5:0], n4, n5}), .s(alusrcb), .y(src2));
 mux4 WIDTH8 0 pcmux ( .d0(aluresult), .d1(aluout), .d2({instr[5:0], n5, n4}),
       .d3({n4, n5, n4, n5, n4, n5, n4, n5}), .s(pcsource), .y(nextpc));
 mux2 WIDTH8 0 wdmux ( .d0(aluout), .d1(md), .s(memtoreg), .y(wd) );
```

```
regfile_WIDTH8_REGBITS3_test_1 rf ( .clk(clk), .regwrite(regwrite), .ral(
        instr[23:21]), .ra2(instr[18:16]), .wa(wa), .wd(wd), .rd1(rd1), .rd2(
        rd2), .test si(aluout[7]), .test so(n7), .test se(test se));
  alu WIDTH8 alunit ( .a(src1), .b(src2), .alucont(alucont), .result(aluresult) );
  zerodetect WIDTH8 zd ( .a(aluresult), .y(zero) );
  INVX2 U1 ( .A(n3), .Y(n4) );
  INVX2 U2 ( .A(n3), .Y(n5) );
  INVX2 U3 ( .A(const gnd), .Y(n3) );
endmodule
module controller test 1 (alusrca, alusrcb, aluop, pcen, iord, irwrite,
       memread, memwrite, memtoreg, pcsource, regwrite, regdst, op, clk,
       reset, zero, test si, test so, test se );
  output [1:0] alusrcb;
  output [1:0] aluop;
  output [3:0] irwrite;
  output [1:0] pcsource;
  input [5:0] op;
  input clk, reset, zero, test si, test se;
  output alusrca, pcen, iord, memread, memwrite, memtoreg, regwrite, regdst,
         test so;
  wire state 2 , state 1 , state 0 , N45, n34, n35, n36, n37, n38, n39, n40,
```

```
n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54,
       n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68,
      n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n88, n89, n90,
      n91, n92, n93, n94, n95, n96, n97, n98, n99, n100, n103, n104, n105,
      n107, n108, n109, n110, n111, n112, n113;
INVX2 U3 ( .A(n39), .Y(pcsource[1]) );
INVX2 U4 ( .A(n36), .Y(memtoreg));
INVX2 U5 ( .A(n53), .Y(irwrite[1]) );
AND2X2 U6 ( .A(n40), .B(n107), .Y(memwrite) );
INVX2 U9 ( .A(n73), .Y(aluop[0]));
OAI21X1 U37 ( .A(n34), .B(n35), .C(n36), .Y(regwrite) );
AOI21X1 U38 ( .A(n37), .B(n35), .C(n34), .Y(regdst) );
NAND2X1 U39 ( .A(n38), .B(n97), .Y(pcen));
AOI21X1 U40 ( .A(zero), .B(pcsource[0]), .C(pcsource[1]), .Y(n38) );
NAND3X1 U41 ( .A(n40), .B(state 0 ), .C(state 2 ), .Y(n39) );
OAI21X1 U42 ( .A(n42), .B(n43), .C(n113), .Y(n41) );
OAI21X1 U43 ( .A(n96), .B(n44), .C(n90), .Y(n43) );
AOI21X1 U44 ( .A(op[1]), .B(op[2]), .C(n46), .Y(n45) );
NAND2X1 U45 ( .A(n47), .B(n100), .Y(n44) );
NAND2X1 U46 ( .A(n48), .B(n99), .Y(n42) );
OAI21X1 U47 ( .A(n50), .B(n51), .C(n113), .Y(n49) );
OAI21X1 U48 ( .A(n94), .B(n108), .C(n52), .Y(n51) );
```

```
NAND3X1 U49 ( .A(n109), .B(n99), .C(n53), .Y(n50) );
OAI21X1 U50 ( .A(n55), .B(n56), .C(n113), .Y(n54) );
OAI21X1 U51 ( .A(n57), .B(n46), .C(n58), .Y(n56) );
NAND3X1 U52 ( .A(n47), .B(n59), .C(n60), .Y(n58) );
NAND3X1 U53 ( .A(n91), .B(n60), .C(n61), .Y(n46) );
NOR2X1 U54 ( .A(op[4]), .B(op[0]), .Y(n61));
XNOR2X1 U55 ( .A(op[1]), .B(op[2]), .Y(n57) );
NAND3X1 U56 ( .A(n62), .B(n63), .C(n52), .Y(n55) );
NAND3X1 U57 ( .A(n100), .B(n64), .C(n47), .Y(n52) );
OAI21X1 U58 ( .A(op[3]), .B(n93), .C(n65), .Y(n64) );
NAND2X1 U59 ( .A(n40), .B(n98), .Y(n36) );
NAND2X1 U60 ( .A(n97), .B(n48), .Y(memread) );
OAI21X1 U61 ( .A(n34), .B(n37), .C(n66), .Y(iord) );
NOR2X1 U62 ( .A(memwrite), .B(n105), .Y(n66) );
NAND3X1 U63 ( .A(state 2 ), .B(state 0 ), .C(n67), .Y(n48) );
NAND2X1 U64 ( .A(n108), .B(n68), .Y(alusrcb[1]) );
NAND2X1 U65 ( .A(n97), .B(n108), .Y(alusrcb[0]) );
NAND3X1 U66 ( .A(n53), .B(n109), .C(n70), .Y(n69) );
NOR2X1 U67 ( .A(irwrite[3]), .B(irwrite[2]), .Y(n70) );
NAND2X1 U68 ( .A(n67), .B(n107), .Y(n62) );
NAND2X1 U69 ( .A(state 0 ), .B(n111), .Y(n35) );
NAND3X1 U70 ( .A(n112), .B(n110), .C(n103), .Y(n63) );
NOR2X1 U71 ( .A(n71), .B(state 2 ), .Y(irwrite[0]) );
```

```
NAND2X1 U72 ( .A(n67), .B(n98), .Y(n53) );
NAND3X1 U73 ( .A(n73), .B(n99), .C(n68), .Y(alusrca));
NOR2X1 U74 ( .A(n72), .B(n34), .Y(aluop[1]));
NAND2X1 U75 ( .A(test so), .B(state 1 ), .Y(n34) );
NAND2X1 U76 ( .A(n103), .B(n40), .Y(n73) );
NOR2X1 U77 ( .A(n110), .B(state 1), .Y(n40));
NAND3X1 U78 ( .A(n74), .B(n72), .C(n75), .Y(N45) );
AOI21X1 U79 ( .A(n104), .B(n112), .C(n76), .Y(n75) );
OAI21X1 U80 ( .A(n77), .B(n108), .C(n78), .Y(n76) );
OAI21X1 U81 ( .A(n94), .B(n65), .C(n100), .Y(n78) );
NAND2X1 U82 ( .A(n67), .B(n103), .Y(n68) );
NAND2X1 U83 ( .A(state 2 ), .B(n104), .Y(n37) );
NOR2X1 U84 ( .A(n112), .B(test so), .Y(n67) );
NAND2X1 U85 ( .A(op[3]), .B(n93), .Y(n65));
NOR2X1 U86 ( .A(n95), .B(op[2]), .Y(n47));
NOR2X1 U87 ( .A(n71), .B(n111), .Y(n60) );
NAND3X1 U88 ( .A(n112), .B(n110), .C(state 0 ), .Y(n71) );
AOI21X1 U89 ( .A(op[2]), .B(n59), .C(n95), .Y(n77) );
NOR3X1 U90 ( .A(op[1]), .B(op[4]), .C(op[0]), .Y(n79) );
NAND2X1 U91 ( .A(n96), .B(n93), .Y(n59) );
NAND2X1 U92 ( .A(n104), .B(n111), .Y(n72) );
NOR2X1 U93 ( .A(test so), .B(reset), .Y(n74));
DFFPOSX1 SCAN state reg 0 ( .D(N45), .TI(test si), .TE(test se), .CLK(clk),
```

```
.Q(state_0_) );
DFFPOSX1 SCAN state reg 3 ( .D(n89), .TI(state 2 ), .TE(test se), .CLK(clk),
      .Q(test so) );
DFFPOSX1_SCAN state_reg_2_ ( .D(n88), .TI(state_1_), .TE(test_se), .CLK(clk),
      .Q(state 2 ) );
DFFPOSX1_SCAN state_reg_1_ ( .D(n92), .TI(state_0_), .TE(test_se), .CLK(clk),
      .Q(state 1 ) );
INVX2 U16 ( .A(n54), .Y(n88) );
INVX2 U17 ( .A(n41), .Y(n89) );
INVX2 U18 ( .A(n45), .Y(n90) );
INVX2 U19 ( .A(n59), .Y(n91) );
INVX2 U20 ( .A(n49), .Y(n92) );
INVX2 U21 ( .A(op[5]), .Y(n93));
INVX2 U22 ( .A(n47), .Y(n94) );
INVX2 U23 ( .A(n79), .Y(n95) );
INVX2 U24 ( .A(op[3]), .Y(n96) );
INVX2 U25 ( .A(n69), .Y(n97) );
INVX2 U26 ( .A(n72), .Y(n98) );
INVX2 U27 ( .A(aluop[1]), .Y(n99) );
INVX2 U28 ( .A(n68), .Y(n100) );
INVX2 U29 ( .A(n73), .Y(pcsource[0]) );
INVX2 U30 ( .A(n63), .Y(irwrite[3]) );
INVX2 U31 ( .A(n37), .Y(n103) );
```

```
INVX2 U32 ( .A(state_0), .Y(n104) );
  INVX2 U33 ( .A(n48), .Y(n105) );
  INVX2 U34 ( .A(n62), .Y(irwrite[2]) );
  INVX2 U35 ( .A(n35), .Y(n107) );
  INVX2 U36 ( .A(n60), .Y(n108) );
  INVX2 U94 ( .A(irwrite[0]), .Y(n109) );
  INVX2 U95 ( .A(test so), .Y(n110) );
  INVX2 U96 ( .A(state 2 ), .Y(n111) );
  INVX2 U97 ( .A(state 1 ), .Y(n112) );
  INVX2 U98 ( .A(reset), .Y(n113) );
endmodule
module mips (clk, reset, const gnd, memdata, memread, memwrite, adr,
       writedata, test_si, test_so, test_se );
  input [7:0] memdata;
  output [7:0] adr;
  output [7:0] writedata;
  input clk, reset, const gnd, test si, test se;
  output memread, memwrite, test so;
  wire zero, alusrca, memtoreg, iord, pcen, regwrite, regdst, n19, n20, n21,
         n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35,
         n36, n38, n40, SYNOPSYS UNCONNECTED 1, SYNOPSYS UNCONNECTED 2,
```

```
SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
       SYNOPSYS UNCONNECTED 5, SYNOPSYS UNCONNECTED 6,
       SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
       SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
       SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
       SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
       SYNOPSYS UNCONNECTED 15, SYNOPSYS UNCONNECTED 16,
       SYNOPSYS UNCONNECTED 17, SYNOPSYS UNCONNECTED 18,
       SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20;
wire
      [31:0] instr;
wire
       [1:0] pcsource;
wire
      [1:0] alusrcb;
wire
     [1:0] aluop;
wire [3:0] irwrite;
wire [2:0] alucont;
controller test 1 cont ( .alusrca(alusrca), .alusrcb(alusrcb), .aluop(aluop),
      .pcen(pcen), .iord(iord), .irwrite(irwrite), .memread(memread),
      .memwrite(memwrite), .memtoreg(memtoreg), .pcsource(pcsource),
      .regwrite(regwrite), .regdst(regdst), .op(instr[31:26]), .clk(clk),
      .reset(n20), .zero(zero), .test si(test si), .test so(n38), .test se(
     test se) );
alucontrol ac ( .alucont(alucont), .aluop(aluop), .funct(instr[5:0]) );
```

```
datapath WIDTH8 REGBITS3 test 1 dp ( .clk(clk), .reset(n20), .const gnd(
      const gnd), .memdata({n36, n34, n32, n30, n28, n26, n24, n22}),
      .alusrca(alusrca), .memtoreg(memtoreg), .iord(iord), .pcen(pcen),
      .regwrite(regwrite), .regdst(regdst), .pcsource(pcsource), .alusrcb(
     alusrcb), .irwrite(irwrite), .alucont(alucont), .zero(zero), .instr({
     instr[31:26], SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
     SYNOPSYS UNCONNECTED 3, SYNOPSYS UNCONNECTED 4, SYNOPSYS UNCONNECTED 5,
     SYNOPSYS UNCONNECTED 6, SYNOPSYS UNCONNECTED 7, SYNOPSYS UNCONNECTED 8,
     SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
     SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
     SYNOPSYS UNCONNECTED 13, SYNOPSYS UNCONNECTED 14,
     SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
     SYNOPSYS UNCONNECTED 17, SYNOPSYS UNCONNECTED 18,
     SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, instr[5:0]}), .adr(
     adr), .writedata(writedata), .test si(n38), .test se(test se));
INVX2 U1 ( .A(reset), .Y(n19) );
INVX2 U2 ( .A(n19), .Y(n20) );
INVX2 U3 ( .A(memdata[0]), .Y(n21) );
INVX2 U4 ( .A(n21), .Y(n22) );
INVX2 U5 ( .A(memdata[1]), .Y(n23) );
INVX2 U6 ( .A(n23), .Y(n24) );
INVX2 U7 ( .A(memdata[2]), .Y(n25) );
INVX2 U8 ( .A(n25), .Y(n26) );
```

```
INVX2 U9 ( .A(memdata[3]), .Y(n27) );
INVX2 U10 ( .A(n27), .Y(n28) );
INVX2 U11 ( .A(memdata[4]), .Y(n29) );
INVX2 U12 ( .A(n29), .Y(n30) );
INVX2 U13 ( .A(memdata[5]), .Y(n31) );
INVX2 U14 ( .A(n31), .Y(n32) );
INVX2 U15 ( .A(memdata[6]), .Y(n33) );
INVX2 U16 ( .A(n33), .Y(n34) );
INVX2 U17 ( .A(memdata[7]), .Y(n35) );
INVX2 U18 ( .A(n35), .Y(n36) );
INVX2 U19 ( .A(writedata[7]), .Y(n40) );
INVX8 U20 ( .A(n40), .Y(test_so) );
endmodule
```

## **Appendix D**

tmax\_atpg.tcl

```
#### TetraMax Script for ECE 128
#### Performs ATPG Pattern Generation for Synopsys Generic files
#### author: tjf
#### update: wgibb, spring 2010
#### note: this script will only run in TMAX TCL mode
#### start tmax like this: tmax -tcl
#### local variables, designer must change these values ####
***********************
set top module mips
set synthesized files [list ./src/mips scan.v]
set cell lib ./src/osu05 stdcells.v
set scan lib ./src/osu scan.v
set stil file [list ./src/mips scan.spf]
```

```
#### read in standard cells and user's design ###
# remove any other designs from design compiler's memory
read netlist -delete
# read in standard cell library
read netlist $cell lib -library
# read in scan cell library
read_netlist $scan_lib -library
# read in user's synthesized verilog code
read netlist $synthesized files
#### BUILD and DRC test model
```

```
run_build_model $top_module
# ignoring warnings like N20 or B10
# Set STIL file from DFT Compiler
set_drc $stil_file
# run check to see if synthesized code violates any testing rules
run drc
#### Generate ATPG (patterns) - full sequential
# capture all faults, 9 capture cycles
set_atpg -capture_cycles 9 -full_seq_atpg
remove faults -all
add faults -all
# run atpg in full sequential mode
run_atpg full_sequential_only
# write out patterns (overwrite old files)
write patterns ./src/${top module} tb patterns.v -replace -internal -format verilog single file -parallel 0
                                                                                          267
Jaret Williams
```

Nathan Pen

## **Appendix E**

## maxtb.dat

```
//
                     Copyright (c) 2007 - 2018 Synopsys, Inc.
     This software and the associated documentation are proprietary to Synopsys,
// Inc. This software may only be used in accordance with the terms and conditions
// of a written license agreement with Synopsys, Inc. All other use, reproduction,
             or distribution of this software is strictly prohibited.
11
// MAX TB Test Data File, generated by MAX TB Version O-2018.06-SP1
// Sat Apr 30 14:11:05 2022
// Module under test: mips
// Generated from original STIL file : mips.stil
// STIL file version: "1.0"
// TPC
100010000
// WFT _multiclock_capture_WFT_
000 0000000000000011
// Condition
000010 0000000000000100
000000000000 000000000000 100000
```

```
// Macro test_setup
000000 0000000000001110
//SetForceSI 0
00 000000000001011
//Pattern #0
// Proc load_unload
000001 0000000000001111
1001100100110100111101010_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100100100001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000100111010_100000
//SetForceSI 1
01 0000000000001011
//Pattern #1
00000000000000001
// Proc load_unload
000010_0000000000001111
0011011100100000100100101_011111
                                                                    270
```

2

```
1100101110000110010011101_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111010100011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101000011110 100000
//Pattern #2
00000000000000001
// Proc load unload
000010 0000000000001111
1001011100001101010110001 011111
0011110101111111111111111 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1001010010001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1001010101010_100000
//Pattern #3
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
01111010111111010100010001 011111
1010000000100011111000011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100101101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101101001100 100000
//Pattern #4
00000000000000001
// Proc load unload
000010 0000000000001111
0100000010001111111000001 011111
0100101100000010101100001 001011
// Proc multiclock capture
000001 0000000000010010
000000000000 0100101101111 100000
// Proc allclock launch capture
```

```
000001 0000000000010011
\tt Z00000000000001011011111110\_100000
//Pattern #5
00000000000000001
// Proc load_unload
000010 0000000000001111
0100101100000010100000001 011111
0000100100110111100001011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001110111111 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001011001100110\_100000
//Pattern #6
00000000000000001
// Proc load unload
000010 0000000000001111
0001001001101000100010001_011111
0111010000010101000000101 001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1100000101111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1011010110110_100000
//Pattern #7
00000000000000001
// Proc load unload
000010 0000000000001111
1110100000101100000110001 011111
10111111110000000010101101 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1101000000111_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1101010001010_100000
//Pattern #8
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
0111111100000001010110001 011111
01111000000100111111100011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010011000101 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1110100100100_100000
//Pattern #9
00000000000000001
// Proc load unload
000010 0000000000001111
1111000000100111011010001 011111
01010001100010111111110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011111011001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000101010010 100000
```

```
//Pattern #10
00000000000000001
// Proc load unload
000010 0000000000001111
1010001100010100100111011 011111
0100111111001100001111010 001011
// Proc multiclock capture
000001 0000000000010010
Z00000000000 1110100111101 100000
// Proc allclock_launch_capture
000001 0000000000010011
Z00000000000 1011100110100 100000
//Pattern #11
00000000000000001
// Proc load unload
000010 0000000000001111
10011011001111111100000001 011111
0100100100010011001001101 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1010110100111_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001011010000 100000
//Pattern #12
0000000000000001
// Proc load unload
000010 0000000000001111
1001001000100000010110001 011111
1110110100101100010010111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100110011000 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011010001100 100000
//Pattern #13
00000000000000001
// Proc load unload
000010 0000000000001111
1110110100101110010100001 011111
```

```
1001111001011000111011100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110101010111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010100001110 100000
//Pattern #14
00000000000000001
// Proc load unload
000010 0000000000001111
0011110010110101001000001 011111
0011110101101101010101010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011110111010 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1100101000010_100000
//Pattern #15
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
001111010110100000000000 011111
101000000001110010110111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101001111000 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001001100010 100000
//Pattern #16
00000000000000001
// Proc load unload
000010 0000000000001111
101000000001010111110001 011111
1110001010010001011100101 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1111000010001_100000
// Proc allclock capture
```

279

```
000001 0000000000010001
Z00000000000 1000010001010 100000
//Pattern #17
00000000000000001
// Proc load_unload
000010 0000000000001111
1100010100100101001101011 011111
1100111010111101111011011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110001011101 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001100111011000\_100000
//Pattern #18
00000000000000001
// Proc load unload
000010 0000000000001111
10011101011111100010110001_011111
1101010000111110000111101_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1011010110011_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1010011010100_100000
//Pattern #19
00000000000000001
// Proc load unload
000010 0000000000001111
1010100001111101100000001 011111
1011001111100011010010010 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1110011111000_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100001100110_100000
//Pattern #20
00000000000000001
// Proc load_unload
000010 0000000000001111
```

281

```
1000001111100010101100001 011111
10110000100111110111111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110001111111 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 11111110011000 100000
//Pattern #21
00000000000000001
// Proc load unload
000010 0000000000001111
0110000100111110000000001 011111
1001000111100101110110100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010111001100 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000010011010 100000
```

```
//Pattern #22
00000000000000001
// Proc load unload
000010 0000000000001111
1001010011101010111010010 011111
0110111101101001011101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011010101011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110001011110 100000
//Pattern #23
00000000000000001
// Proc load unload
000010 0000000000001111
1101111011010100011100001 011111
0101010111000101000011001 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1011101101101_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_11111111010100_100000
//Pattern #24
0000000000000001
// Proc load unload
000010 0000000000001111
101010111000100000000000 011111
0001000011000101100101110_001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1110011100100_100000
// Proc allclock capture
000010 0000000000010001
000000000000 0111100111011 100000
11111111111111111 0000000010101111000 100010
//Pattern #25
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
0001000011000001100100001 011111
1011000000011011011101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110101000011 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1100101001010 100000
//Pattern #26
00000000000000001
// Proc load unload
000010 0000000000001111
0110000000110110010101000 011111
0010101010010010011101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001001100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100111011010 100000
```

```
//Pattern #27
0000000000000001
// Proc load unload
000010 0000000000001111
0101010100100110100111011 011111
100011100111000100100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011110101101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110010100110 100000
//Pattern #28
00000000000000001
// Proc load_unload
000010 0000000000001111
0001110011100110110100001 011111
0110000111110100001001000 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1010110100011_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1011011001000_100000
//Pattern #29
00000000000000001
// Proc load unload
000010 0000000000001111
1100001111101110010100010 011111
1111010011010111011000010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110111000110 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011110100000 100000
//Pattern #30
00000000000000001
// Proc load unload
000010 0000000000001111
1111010011010000000000000 011111
```

```
10010111110110111111110000 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110101110101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000001101010 100000
//Pattern #31
00000000000000001
// Proc load unload
000010 0000000000001111
0010111110110000011000001 011111
1000001110011101011101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100010111111 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1111000001100_100000
//Pattern #32
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0000011100111110000010001 011111
1011010001010001100010010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001001000 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1010110011110_100000
//Pattern #33
00000000000000001
// Proc load unload
000010 0000000000001111
0110110001010000010110001 011111
010100010001111111111111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010111111011 100000
// Proc allclock capture
```

```
000001 0000000000010001
z000000000000_1000101011000_100000
//Pattern #34
00000000000000001
// Proc load_unload
000010 0000000000001111
1010001000111000001100001 011111
1110011001110110010001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100000010111 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001010111110010\_100000
//Pattern #35
00000000000000001
// Proc load unload
000010 0000000000001111
11001100111011011111100001_011111
1010001110001010110010101_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1000011111000_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1000111001000_100000
//Pattern #36
00000000000000001
// Proc load_unload
000010 0000000000001111
1010001110001110000100001 011111
11100011111110000111000100 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1110000001111_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100000000000_100000
//Pattern #37
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
11000111111100000010100001 011111
1111101001000000110100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100000011010 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1110010101000 100000
//Pattern #38
00000000000000001
// Proc load unload
000010 0000000000001111
1111101001000010101100001 011111
1111110011000101100010110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001100100111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011001000010 100000
```

```
//Pattern #39
00000000000000001
// Proc load unload
000010 0000000000001111
1111100110001111001110001 011111
1001001001000110000100110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101010111010 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0100010001000 100000
11111111111111111 0101000001001100100 100010
//Pattern #40
00000000000000001
// Proc load unload
000010 0000000000001111
1001001001000011000101001 011111
0111101000101000101101001 001011
// Proc allclock launch
```

```
\tt 000001\_000000000010000
Z00000000000 1111011001010 100000
// Proc allclock capture
000010 0000000000010001
\tt 0000000000000000000110000001100000
111111111111111111110010010110001101100_100010
//Pattern #41
00000000000000001
// Proc load unload
000010 0000000000001111
0111101000101110010100001 011111
1111001010000011000110101 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1000111100101_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1001101011100_100000
//Pattern #42
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1110010100000000000000000 011111
1010011100100000110011010_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001001110 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1000110001100 100000
//Pattern #43
00000000000000001
// Proc load unload
000010 0000000000001111
1010011100100110101100001 011111
00110111111001110101111110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001100100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100011111000 100000
```

```
//Pattern #44
00000000000000001
// Proc load unload
000010 0000000000001111
0110111111001110000110001 011111
0000000111001111101111110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010100111001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100101110010 100000
//Pattern #45
00000000000000001
// Proc load unload
000010 0000000000001111
0000001110011001100100001 011111
00010011111000110111111110 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1001011000001_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010011000000 100000
//Pattern #46
0000000000000001
// Proc load unload
000010 0000000000001111
0010011111000000000000000 011111
0010101011011001111111111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101100000101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111001011000 100000
//Pattern #47
00000000000000001
// Proc load unload
000010 0000000000001111
0101010110110000010000001 011111
```

```
1100010000100010111111111 0 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110100101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001001100000 100000
//Pattern #48
00000000000000001
// Proc load unload
000010 0000000000001111
1000100001000101111010001 011111
0000110100001011111111111 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1101101101001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1100100010010_100000
//Pattern #49
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0001101000010110100110001 011111
11100000111101011111111110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000100101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101110000000 100000
//Pattern #50
00000000000000001
// Proc load unload
000010 0000000000001111
11000001111011111111100001 011111
1000100001101111111111111 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1110101101001_100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1101011100000 100000
//Pattern #51
00000000000000001
// Proc load_unload
000010 0000000000001111
0001000011011001001100001 011111
000000100000000000000110\_001011
// Proc allclock_launch
000001 0000000000010000
Z00000000000 1000011110101 100000
// Proc allclock capture
000001 0000000000010001
\tt Z000000000000011110101101000\_100000
//Pattern #52
00000000000000001
// Proc load unload
000010 0000000000001111
0000010000000001100110001_011111
01010010110101111111101110\_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1001100010101_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_10101111110010_100000
//Pattern #53
00000000000000001
// Proc load_unload
000010 0000000000001111
1010010110101010100010001 011111
01110000101101111111011110 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1011011100001_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1010111001010_100000
//Pattern #54
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
11100001011010111111010001 011111
1000001011101011110111110_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001101111101 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1001000001010_100000
//Pattern #55
00000000000000001
// Proc load unload
000010 0000000000001111
0000010111010000000000001_011111
0000111000110101100111110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110011100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011111001010 100000
```

```
//Pattern #56
00000000000000001
// Proc load unload
000010 0000000000001111
000111000110100000000000 011111
10011110101000101111111100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110100110101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111011011010 100000
//Pattern #57
00000000000000001
// Proc load_unload
000010 0000000000001111
00111101010001011111110001 011111
010100000000000000000110 001011
// Proc allclock_launch
000001 0000000000010000
```

```
z000000000000_1100101100001_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1011111000000_100000
//Pattern #58
00000000000000001
// Proc load unload
000010 0000000000001111
1001110011110000110110110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111000011111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011111100010 100000
//Pattern #59
00000000000000001
// Proc load unload
000010 0000000000001111
0011100111100000000000000 011111
```

```
110111010111111011111100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000000101010 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001110101010 100000
//Pattern #60
00000000000000001
// Proc load unload
000010 0000000000001111
11011101011111110001101001 011111
0110001001001001000110011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001000100001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1010000010010_100000
//Pattern #61
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
1100010010010101110001001 011111
1101101100111001100100010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101101111011 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1010110011000_100000
//Pattern #62
00000000000000001
// Proc load unload
000010 0000000000001111
10110110011100110111111010 011111
0110010010010001000111010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011000100111 100000
// Proc allclock capture
```

```
000001 0000000000010001
\tt Z000000000000011110101101010\_100000
//Pattern #63
00000000000000001
// Proc load_unload
000010 0000000000001111
1100100100100001010100001 011111
1101111001010110000010010_001011
// Proc allclock_launch
000001 0000000000010000
Z00000000000 1000110010011 100000
// Proc allclock capture
000001 0000000000010001
\tt Z000000000000011111001110010\_100000
//Pattern #64
00000000000000001
// Proc load unload
000010 0000000000001111
1011110010101000000001100_011111
1101111011101000001010110_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1100101101110_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1010001100010_100000
//Pattern #65
00000000000000001
// Proc load unload
000010 0000000000001111
1101111011101101011010010 011111
0110100101010001101000111 001011
// Proc multiclock_capture
000001 0000000000010010
000000000000_0010011111001_100000
// Proc allclock launch capture
000001 0000000000010011
z000000000000_1011010010100_100000
//Pattern #66
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
0110100101010110001110001 011111
1111100100001110111000111 001011
// Proc multiclock capture
000001 0000000000010010
00000000000000 \ 0011110100111 \ 100000
// Proc allclock launch capture
000001_000000000010011
Z00000000000 1110010001000 100000
//Pattern #67
00000000000000001
// Proc load unload
000010 0000000000001111
1111100100001110011101000 011111
1101101001110001010001001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101100000101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101100010000 100000
```

```
//Pattern #68
00000000000000001
// Proc load unload
000010 0000000000001111
1011010011100000000000011 011111
1101011010000010001100001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101100101011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100000010000 100000
//Pattern #69
00000000000000001
// Proc load_unload
000010 0000000000001111
0000010100000010010110100\_011111\\
11111111000011101000110011 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1011010000001_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011111001000 100000
//Pattern #70
00000000000000001
// Proc load unload
000010 0000000000001111
1111110000111011000110111 011111
1101011111011011001100110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001101101101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111100110000 100000
//Pattern #71
00000000000000001
// Proc load unload
000010 0000000000001111
1010111110110111011100001 011111
```

```
1111111011001000010010010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000011000111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010011100000 100000
//Pattern #72
0000000000000001
// Proc load unload
000010 0000000000001111
1111110110010101010110110 011111
0111100110100001100011010 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1111011001011 100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1000011000000_100000
//Pattern #73
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
1111001101000110010000001 011111
1111110001000110000100001 001011
// Proc multiclock capture
000001 0000000000010010
000000000000 0011100010010 100000
// Proc allclock launch capture
000001 0000000000010011
Z000000000000_1110101101100_100000
//Pattern #74
00000000000000001
// Proc load unload
000010 0000000000001111
1111110001000110000010001 011111
0100011011111000001110010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100100000011 100000
// Proc allclock capture
```

```
000001 0000000000010001
\tt Z00000000000001101011101010\_100000
//Pattern #75
00000000000000001
// Proc load_unload
000010 0000000000001111
1000110111110000111001101 011111
1011110001001000001101010_001011
// Proc allclock_launch
000001 0000000000010000
Z00000000000 1100110110011 100000
// Proc allclock capture
000001 0000000000010001
\tt z000000000000010101010101010\_100000
//Pattern #76
00000000000000001
// Proc load unload
000010 0000000000001111
0111100010010000000000110 011111
0100000100001101110100010\_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1011010011111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1011000010000_100000
//Pattern #77
00000000000000001
// Proc load_unload
000010 0000000000001111
1000001000011111101110001 011111
1101111110110100111010010 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1010110000011_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1101010111010_100000
//Pattern #78
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1011111101101000111000001 011111
10001111111110001100101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000100110101 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1011111011000_100000
//Pattern #79
00000000000000001
// Proc load unload
000010 0000000000001111
00011111111000100011111110 011111
0101101100001010010001011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 101000000001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011101010000 100000
```

```
//Pattern #80
00000000000000001
// Proc load unload
000010 0000000000001111
1011011000010000110010001 011111
0011110000001100110000011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101001111011 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0000001101111 100000
11111111111111111 1001001010101100000 100010
//Pattern #81
00000000000000001
// Proc load unload
000010 0000000000001111
0111100000011001100000111 011111
0011011001000101110000111 001011
// Proc allclock launch
```

```
\tt 000001\_000000000010000
Z00000000000 1011010001000 100000
// Proc allclock capture
000010 0000000000010001
000000000000000000011110110100100000\\
111111111111111111110100000000011011_100010
//Pattern #82
00000000000000001
// Proc load unload
000010 0000000000001111
0011011001000100010101000 011111
1000001110110011001110010 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1001011110111_100000
// Proc allclock capture
000010 0000000000010001
000000000000 0011101001011 100000
111111111111111111111100000001111010100_100010
//Pattern #83
00000000000000001
// Proc load unload
```

```
000010 0000000000001111
0000011101100110011100101 011111
0111111001010001110101010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010000011001 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0110110000001 100000
//Pattern #84
00000000000000001
// Proc load unload
000010 0000000000001111
1111110010100011101010100 011111
0011001010100011001011111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000010111001 100000
// Proc allclock capture
```

```
000010 0000000000010001
000000000000 0111110110011 100000
11111111111111111 1110110100001000100 100010
//Pattern #85
00000000000000001
// Proc load unload
000010 0000000000001111
0110010101000110010111110 011111
0101101000001111011100111 001011
// Proc allclock_launch
000001 0000000000010000
Z00000000000 1110111001101 100000
// Proc allclock capture
000010 0000000000010001
0000000000000_0001010010001_100000
11111111111111111 011100010000100000 100010
//Pattern #86
00000000000000001
// Proc load unload
000010 0000000000001111
1011010000011110111001110 011111
```

```
10000010101111111001110110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001011111000 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0111000111101 100000
11111111111111111 0111110010001001000 100010
//Pattern #87
00000000000000001
// Proc load unload
000010 0000000000001111
1000001010111000000000111 011111
01110011011111000111111010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010000000011 100000
// Proc allclock_capture
000001 0000000000010001
Z00000000000 1010101100010 100000
//Pattern #88
```

```
0000000000000001
// Proc load unload
000010 0000000000001111
11100110111111110101010001 011111
0110101100100010111110010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111010110011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101011101000 100000
//Pattern #89
00000000000000001
// Proc load unload
000010 0000000000001111
1101011001000101110110001 011111
0100111001110001000110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000110000110 100000
```

```
// Proc allclock_capture
000001 0000000000010001
Z00000000000 1110000100010 100000
//Pattern #90
00000000000000001
// Proc load_unload
000010 0000000000001111
0100111001110100011010010 011111
0000010001011011100000101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010110111010 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1011100000010_100000
//Pattern #91
00000000000000001
// Proc load unload
000010 0000000000001111
00000100010110101010111110 0111111
```

```
0100110101100010111000011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010011100000 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101101100010 100000
//Pattern #92
00000000000000001
// Proc load unload
000010 0000000000001111
1100100110110010110000101 011111
0101001101101100000110110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101111101010 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000111111010_100000
//Pattern #93
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0101001101101000101011000 011111
0010010000001000011100011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110001100010 100000
//Pattern #94
00000000000000001
// Proc load unload
000010 0000000000001111
0100100000010000110001110 011111
1100000000101010001100010 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1111011000111_100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1011000001000 100000
//Pattern #95
00000000000000001
// Proc load_unload
000010 0000000000001111
10000000101000000000110 011111
11111000110111111110111010_001011
// Proc allclock_launch
000001 0000000000010000
Z00000000000 1110000110011 100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1001010110000_100000
//Pattern #96
00000000000000001
// Proc load unload
000010 0000000000001111
1111000110111011011110110_011111
1100010010010100100100101_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1000100100001_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_110101010001100_100000
//Pattern #97
00000000000000001
// Proc load unload
000010 0000000000001111
100010010010100000000000 011111
0101000110011010000001101 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1110110011001_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1101010100010_100000
//Pattern #98
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1010001100110001011011011 011111
10111111100100001001101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101110011101 100000
// Proc allclock capture
000001_000000000010001
z000000000000_11011111111100_100000
//Pattern #99
00000000000000001
// Proc load unload
000010 0000000000001111
0111111001000000100110001 011111
1000101010000100010010101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000101001001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 11111111010110 100000
```

```
//Pattern #100
0000000000000001
// Proc load unload
000010 0000000000001111
000101010000100000100001 011111
01011110101010111110001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 11111111100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010001000100 100000
//Pattern #101
00000000000000001
// Proc load unload
000010 0000000000001111
1011110101010111010110001 011111
00010101001011010010101 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1100100011001_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 111100000000 100000
//Pattern #102
00000000000000001
// Proc load unload
000010 0000000000001111
0010101001010001011111011 011111
0100110010100000101000101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111000111001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010001101100 100000
//Pattern #103
00000000000000001
// Proc load unload
000010 0000000000001111
1001100101000010010100001 011111
```

```
1000100100010001001111101_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000011101101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110101011010 100000
//Pattern #104
0000000000000001
// Proc load unload
000010 0000000000001111
0001001000100011001011011 011111
0010110011010100010101100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001101101101 100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1011011001000_100000
//Pattern #105
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
010110011010100000000000 011111
1011111010101100101101100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011100011101 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1110110111000_100000
//Pattern #106
00000000000000001
// Proc load unload
000010 0000000000001111
01111101010111110001000001 011111
10111010111111011101110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100100110111 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1110010111010 100000
//Pattern #107
00000000000000001
// Proc load unload
000010 0000000000001111
011101011111100100111110001 011111
0110110101011101000101100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000111001001 100000
// Proc allclock capture
000001 0000000000010001
\tt Z000000000000011100011101010\_100000
//Pattern #108
00000000000000001
// Proc load unload
000010 0000000000001111
110110101011110010111100001 011111
1000110101100110100110100_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1110010010111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_11010101111000_100000
//Pattern #109
00000000000000001
// Proc load unload
000010 0000000000001111
0001101011001000110110001 011111
0010010111010010000001010 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1001101110001_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_11111111100110_100000
//Pattern #110
00000000000000001
// Proc load_unload
000010 0000000000001111
```

334

```
01001001111111001011010001 011111
1000000111100011111011010 001011
// Proc multiclock capture
000001 0000000000010010
Z00000000000 1000011001001 100000
// Proc allclock launch capture
000001_000000000010011
Z00000000000 1101010111010 100000
//Pattern #111
00000000000000001
// Proc load unload
000010 0000000000001111
0000011101010111011010101 011111
1000011110011010010011010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101111000101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111001001010 100000
```

```
//Pattern #112
0000000000000001
// Proc load unload
000010 0000000000001111
0000110010011001110110101 011111
0000001010010100111110010 001011
// Proc multiclock capture
000001 0000000000010010
Z00000000000 1110110111101 100000
// Proc allclock_launch_capture
000001 0000000000010011
Z00000000000 1110110001100 100000
//Pattern #113
00000000000000001
// Proc load unload
000010 0000000000001111
0000010001101101000100001 011111
1110000110000000010111010 001011
// Proc multiclock_capture
000001 0000000000010010
```

```
z000000000000_1000000100101_100000
// Proc allclock launch capture
000001 0000000000010011
z000000000000_1010011001100_100000
//Pattern #114
00000000000000001
// Proc load unload
000010 0000000000001111
110001001100100000000000 011111
1111001011010100101000010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 100100000000 100000
//Pattern #115
00000000000000001
// Proc load unload
000010 0000000000001111
1110000000010100010000101 011111
```

```
011000010000001000000100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011001011011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000111110010 100000
//Pattern #116
0000000000000001
// Proc load unload
000010 0000000000001111
1100001000000101101110001 011111
1000010101001110010101010 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1101001000001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_11000111111100_100000
//Pattern #117
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0000111111000000000000000 011111
1011011000001110011010100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101101101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011010110010 100000
//Pattern #118
00000000000000001
// Proc load unload
000010 0000000000001111
0110110000011010111010001 011111
0000001011001000111100100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101110111101 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1011111010110 100000
//Pattern #119
00000000000000001
// Proc load unload
000010 0000000000001111
000001011001000000000000 011111
0010000011011010111000011 001011
// Proc multiclock_capture
000001 0000000000010010
000000000000 0110111100111 100000
// Proc allclock launch capture
000001 0000000000010011
\tt z00000000000001111010\_100000
//Pattern #120
00000000000000001
// Proc load unload
000010 0000000000001111
0001100011011111000010100 011111
0111110011111111111111101110011\_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1011001000100_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1111001111100_100000
//Pattern #121
00000000000000001
// Proc load unload
000010 0000000000001111
1001100111111001100110001 011111
111101001111111011111000011 001011
// Proc multiclock_capture
000001 0000000000010010
0000000000000_0100101010000_100000
// Proc allclock launch capture
000001 0000000000010011
z000000000000_1001011101000_100000
//Pattern #122
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1101010011111001100000100 011111
0110001110111110110010011 001011
// Proc multiclock capture
000001 0000000000010010
000000000000 0011100010001 100000
// Proc allclock launch capture
000001_000000000010011
Z00000000000 1010001111010 100000
//Pattern #123
00000000000000001
// Proc load unload
000010 0000000000001111
1000101110111011010000100 011111
0101111001110100110110010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011011010000 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010101001100 100000
```

```
//Pattern #124
0000000000000001
// Proc load unload
000010 0000000000001111
1010111001110101010010001 011111
1110001011011101001010011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010100101110 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111010110110 100000
//Pattern #125
00000000000000001
// Proc load_unload
000010 0000000000001111
0010101011011001010110001 011111
1111011100001011101110001 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1111010110111_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_11111110001110_100000
//Pattern #126
00000000000000001
// Proc load unload
000010 0000000000001111
0111111000010001011110001 011111
0110100000100011110011001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011010111101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110110011100 100000
//Pattern #127
00000000000000001
// Proc load unload
000010 0000000000001111
1101000001000111000110001 011111
```

```
00011101001111111000000001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101000100000 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110101100100 100000
//Pattern #128
00000000000000001
// Proc load unload
000010 0000000000001111
0001110100111011010100001 011111
1010010010011100011010010 001011
// Proc multiclock capture
000001 0000000000010010
000000000000 0001000110000 100000
// Proc allclock launch capture
000001 0000000000010011
Z000000000000_1110110011110_100000
//Pattern #129
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
10100100100111111101100001 011111
0100011101010001001010010 001011
// Proc multiclock capture
000001 0000000000010010
000000000000 0011001011010 100000
// Proc allclock launch capture
000001 0000000000010011
Z000000000000_1110011100010_100000
//Pattern #130
00000000000000001
// Proc load unload
000010 0000000000001111
0100011101010010011010011 011111
1011111011011101001000001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001000000010 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1101111010100 100000
//Pattern #131
00000000000000001
// Proc load unload
000010 0000000000001111
1011111011011000001110001 011111
1010101100100001100100010 001011
// Proc multiclock_capture
000001 0000000000010010
000000000000 0100111011000 100000
// Proc allclock launch capture
000001 0000000000010011
\tt Z00000000000001011010110100110\_100000
//Pattern #132
00000000000000001
// Proc load unload
000010 0000000000001111
10101011001001111111110001_011111
1011110100110010110100010_001011
```

```
// Proc multiclock_capture
000001 0000000000010010
000000000000 0110111011001 100000
// Proc allclock_launch_capture
000001 0000000000010011
Z000000000000_1110101011000_100000
//Pattern #133
00000000000000001
// Proc load unload
000010 0000000000001111
1011110100110001100010011 011111
0111010101001010000100001 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1110111101010_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1111011100100_100000
//Pattern #134
00000000000000001
// Proc load_unload
000010 0000000000001111
```

348

```
011101010100100000000000 011111
1111100011100001011010010 001011
// Proc multiclock capture
000001 0000000000010010
000000000000 0010100001010 100000
// Proc allclock launch capture
000001_000000000010011
Z00000000000 1001100011000 100000
//Pattern #135
00000000000000001
// Proc load unload
000010 0000000000001111
1111100011100001010000011 011111
0010000001110001001110001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001001110001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000001011000 100000
```

```
//Pattern #136
0000000000000001
// Proc load unload
000010 0000000000001111
0100000011100010101110011 011111
0111000000111000101000001 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010111011111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100110110100 100000
//Pattern #137
00000000000000001
// Proc load_unload
000010 0000000000001111
011000000111000000000000 011111
110010001111111001011111100 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1110001110100_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001000001000 100000
//Pattern #138
00000000000000001
// Proc load unload
000010 0000000000001111
11001000111111111001100010 011111
0110110100011111111111111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010101001001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011001100000 100000
//Pattern #139
00000000000000001
// Proc load unload
000010 0000000000001111
110110100011100000000000 011111
```

```
0110010000010010111000110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011000000011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111011001000 100000
//Pattern #140
0000000000000001
// Proc load unload
000010 0000000000001111
1100100000100100000110001 011111
0001000011110111110101100 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1010011101010 100000
// Proc allclock capture
000001 0000000000010001
z000000000000_10111111100000_100000
//Pattern #141
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0001000011110100001010010 011111
1000100110000000010011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010010010100 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1011011110000_100000
//Pattern #142
00000000000000001
// Proc load unload
000010 0000000000001111
1000100110000001100110010 011111
1101001101101110011011110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010001001111 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1111010000010 100000
//Pattern #143
00000000000000001
// Proc load_unload
000010 0000000000001111
1010011011011011110100001 011111
10001001101100111111111110_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000110010101 100000
// Proc allclock capture
000001 0000000000010001
\tt Z000000000000011110000100010\_100000
//Pattern #144
00000000000000001
// Proc load unload
000010 0000000000001111
0001001101100100000000001_011111
1100110110011110110000110_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_11010101110011_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1011001010000_100000
//Pattern #145
00000000000000001
// Proc load unload
000010 0000000000001111
10011011001111111100000001 011111
1010010011110000010001100 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1110010000000_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_100000000000 100000
//Pattern #146
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1010010011110101010100010 011111
00001010111110111010001100\_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001110100100 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1001001111000 100000
//Pattern #147
00000000000000001
// Proc load unload
000010 0000000000001111
0000101011110000001010010 011111
1100001100011011111111111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000010101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000100111000 100000
```

```
//Pattern #148
0000000000000001
// Proc load unload
000010 0000000000001111
100001100011000000000000 011111
1011000100100110101001100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010001100010 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000011001000 100000
//Pattern #149
00000000000000001
// Proc load_unload
000010 0000000000001111
1011000100100001001000010 011111
0101000011110100000001101 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1110101011110_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010010110000 100000
//Pattern #150
00000000000000001
// Proc load unload
000010 0000000000001111
0101000011110011101100010 011111
11111100001010001111111110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101010101011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100000011000 100000
//Pattern #151
00000000000000001
// Proc load unload
000010 0000000000001111
1111100001010110111010001 011111
```

```
1011101011011010100001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010100100100 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010010000000 100000
//Pattern #152
0000000000000001
// Proc load unload
000010 0000000000001111
10111010110111110001100010 011111
0011101100110100111101100 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1100010110100 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1010010100010_100000
//Pattern #153
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0011101100110010101010010 011111
1110010010100011100101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110001001000 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101010100000 100000
//Pattern #154
00000000000000001
// Proc load unload
000010 0000000000001111
11100100101000111111110010 011111
1100011011100100101001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101110010110 100000
// Proc allclock capture
```

```
000001 0000000000010001
\tt Z00000000000001110100111010\_100000
//Pattern #155
00000000000000001
// Proc load_unload
000010 0000000000001111
1100011011100101011010010 011111
0101110101101010100000010\_001011
// Proc allclock_launch
000001 0000000000010000
Z00000000000 1000101110000 100000
// Proc allclock capture
000001 0000000000010001
\tt Z000000000000011110011010100\_100000
//Pattern #156
00000000000000001
// Proc load unload
000010 0000000000001111
1100110101101010010100001_011111
1101010010111010110011010_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1001100000111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1101001000110_100000
//Pattern #157
00000000000000001
// Proc load unload
000010 0000000000001111
1010100101110010100010001 011111
1100001010011110101010010 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1110001110110_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1101000111100_100000
//Pattern #158
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1100001010011101001100001 011111
1111001000011000001011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 11111111100101 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1000101001000 100000
//Pattern #159
00000000000000001
// Proc load unload
000010 0000000000001111
1110010000110010011101011 011111
1010100000111110100001100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011010100111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011000000100 100000
```

```
//Pattern #160
0000000000000001
// Proc load unload
000010 0000000000001111
0101000001111010100010001 011111
1000100011100000101000000 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100000010111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000100101100 100000
//Pattern #161
00000000000000001
// Proc load unload
000010 0000000000001111
0001000111000100001000001 011111
0010000101001110000100010 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1011101110110_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1010011101010_100000
//Pattern #162
00000000000000001
// Proc load unload
000010 0000000000001111
0010000101001010010100010 011111
1010011011001000010010010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010010110011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100110010110 100000
//Pattern #163
00000000000000001
// Proc load unload
000010 0000000000001111
0100110110010001100110001 011111
```

```
1110001111000001101100100 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011110010001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110000110010 100000
//Pattern #164
0000000000000001
// Proc load unload
000010 0000000000001111
1100011110000000010100001 011111
0100001000010101011110001 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1110110100101 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000111001000_100000
//Pattern #165
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
1000010000101111001100011 011111
0100011011100010010000010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100101010100 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101101000110 100000
//Pattern #166
00000000000000001
// Proc load unload
000010 0000000000001111
01000110111000111111010001 011111
1010011000100101100100110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000010001111 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1110001110110 100000
//Pattern #167
00000000000000001
// Proc load unload
000010 0000000000001111
0100110001001010101010001 011111
0000111010101111010110010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000000110000 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001011001011010\_100000
//Pattern #168
00000000000000001
// Proc load unload
000010 0000000000001111
1001111010101110010010100_011111
1110010000001101011010010_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1101001000000_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1000011110000_100000
//Pattern #169
00000000000000001
// Proc load_unload
000010 0000000000001111
1100010000001000000000100 011111
1110011111101111011010010 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1010100100100_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1111000011010_100000
//Pattern #170
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
11100111111010001111100010 011111
0011111100110111100010000 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111011000111 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1110000010110_100000
//Pattern #171
00000000000000001
// Proc load unload
000010 0000000000001111
0111111001101000111010001 011111
1010011001001010010011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111010111001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001100000100 100000
```

```
//Pattern #172
0000000000000001
// Proc load unload
000010 0000000000001111
0100110010010100000100001 011111
01111110111101111111110010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100000110110 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101101101000 100000
//Pattern #173
00000000000000001
// Proc load_unload
000010 0000000000001111
0111111011110101011010010 011111
0010001000101110011101111 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_11010101110011_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100110010100 100000
//Pattern #174
00000000000000001
// Proc load unload
000010 0000000000001111
0100010001011101000100001 011111
0011110100010001100100010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010101110110 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000101100010 100000
//Pattern #175
00000000000000001
// Proc load unload
000010 0000000000001111
0011110100010000011010010 011111
```

```
1101000010101011110011010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111011110001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010111101010 100000
//Pattern #176
0000000000000001
// Proc load unload
000010 0000000000001111
1010010111101001010110101 011111
1101000001011100001010010 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1000110001010 100000
// Proc allclock capture
000010 0000000000010001
\tt 0000000000000000000011100101\_100000
11111111111111111 0000000110100101100 100010
//Pattern #177
```

```
0000000000000001
// Proc load unload
000010 0000000000001111
1101000001011000111010011 011111
0001001001000111110000111 001011
// Proc allclock launch
000001_000000000010000
Z00000000000 1110001111101 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0100100001101 100000
11111111111111111 1110000100100001100 100010
//Pattern #178
0000000000000001
// Proc load_unload
000010 0000000000001111
00100100100011111100001110\_011111
0111010000100000110100010 001011
// Proc allclock_launch
000001 000000000010000
```

```
Z000000000000_1001011101010_100000
// Proc allclock capture
000010 0000000000010001
0000000000000000001111000001100000
1111111111111111111_000000111000000000_100010
//Pattern #179
00000000000000001
// Proc load unload
000010 0000000000001111
0111010000100101011010011 011111
101010011111101001011111110 001011
// Proc allclock launch
000001 0000000000010000
z000000000000_1001101001000_100000
// Proc allclock_capture
000010_0000000000010001
000000000000 0011111101001 100000
1111111111111111111110001010001101100_100010
//Pattern #180
0000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1010100111110001010010001 011111
0100010010110000000001111 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001101101 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0001010001110 100000
11111111111111111 1011010101111011100 100010
//Pattern #181
00000000000000001
// Proc load unload
000010 0000000000001111
1000100101100000000011110 011111
0011100011110011101010000 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1110101110101 100000
// Proc allclock capture
000010 0000000000010001
```

```
000000000000_0010100100110_100000
11111111111111111 010110100000001111 100010
//Pattern #182
00000000000000001
// Proc load unload
000010 0000000000001111
0111000111100111010100000 011111
0000001011111011010011110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000100101000 100000
// Proc allclock capture
000010 0000000000010001
\tt 000000000000000000010010100000\_100000
//Pattern #183
0000000000000001
// Proc load unload
000010 0000000000001111
000000101111100000000001_011111
```

```
0100100110000001110011110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001001110 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0110100010101 100000
11111111111111111 0000000010101010111 100010
//Pattern #184
0000000000000001
// Proc load unload
000010 0000000000001111
0100100110000110011110001 011111
1101010000000011011100110_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000001011010 100000
// Proc allclock_capture
000010 0000000000010001
000000000000 0100111011100 100000
11111111111111111 0111011100011101100 100010
```

```
//Pattern #185
0000000000000001
// Proc load unload
000010 0000000000001111
1101010000000101100111110 011111
1011000010101111001001110 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101001110010 100000
// Proc allclock capture
000010 0000000000010001
000000000000 0100111100100 100000
11111111111111111 1101101010010100000 100010
//Pattern #186
00000000000000001
// Proc load unload
000010 0000000000001111
1011000010101111100110001_011111
101110000000011111111111011 001011
// Proc allclock launch
```

```
\tt 000001\_000000000010000
Z00000000000 1100000011101 100000
// Proc allclock_capture
000001 0000000000010001
z000000000000_1110101011100_100000
//Pattern #187
00000000000000001
// Proc load_unload
000010 0000000000001111
0111000000001001111110001_011111
11111011011111100010010101 001011
// Proc allclock launch
000001 0000000000010000
\tt Z00000000000001001111101111\_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1010001101100_100000
//Pattern #188
00000000000000001
// Proc load unload
000010_0000000000001111
```

```
11110110111111111100000001 011111
010001010111101111110000100\_001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001110101001 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1110110011100 100000
//Pattern #189
00000000000000001
// Proc load unload
000010 0000000000001111
1000101011101000000000001_011111
1111101110101010110100010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011111101100 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001010001100 100000
```

```
//Pattern #190
0000000000000001
// Proc load unload
000010 0000000000001111
1111101110101110101110001 011111
0010010111111011111110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111011100011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010001100110 100000
//Pattern #191
00000000000000001
// Proc load unload
000010 0000000000001111
0100101111110110010100001 011111
0010000100001010011010101 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1101100111011_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100000010000 100000
//Pattern #192
00000000000000001
// Proc load unload
000010 0000000000001111
0100001000010111100010001 011111
0010000101101101110001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001001111111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010100110000 100000
//Pattern #193
00000000000000001
// Proc load unload
000010 0000000000001111
0100001011011000110010001 011111
```

```
0111000001100111001101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101000011101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110101001010 100000
//Pattern #194
00000000000000001
// Proc load unload
000010 0000000000001111
1110000011001111000011110 011111
01111111101011100110011011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001111101111 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1001110011000_100000
//Pattern #195
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
1111111010111000000001000 011111
0010111001010011100110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001000011011 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1011101011000_100000
//Pattern #196
00000000000000001
// Proc load unload
000010 0000000000001111
0101110010100000101000001 011111
1111100001101101000001011 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1111011011001_100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1101110001110 100000
//Pattern #197
00000000000000001
// Proc load unload
000010 0000000000001111
1111000011011011001010001 011111
1110010110010001100011011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001110010111 100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100011100100_100000
//Pattern #198
00000000000000001
// Proc load unload
000010 0000000000001111
110010110010000000000000 011111
1110110111001111001010101_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_10101111101111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1000010101100_100000
//Pattern #199
00000000000000001
// Proc load unload
000010 0000000000001111
1101101110011011101010001 011111
1111001100010110101101011 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1110110010101_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1101010110100_100000
//Pattern #200
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1110011000101010100110001 011111
1110101100110001100111011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 111000000011 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1111101011010 100000
//Pattern #201
00000000000000001
// Proc load unload
000010 0000000000001111
1101011001100101001001000 011111
111101111110010100110111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110000110011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111000011010 100000
```

```
//Pattern #202
0000000000000001
// Proc load unload
000010 0000000000001111
1110111110010000001000001 011111
1110010010110010001101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001001101111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1000111101010 100000
//Pattern #203
00000000000000001
// Proc load unload
000010 0000000000001111
1100100101100111100110001 011111
1011001100100111100011011 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1111001101101_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1101011111010_100000
//Pattern #204
00000000000000001
// Proc load unload
000010 0000000000001111
0110011001001100100110001 011111
1100010001111100010101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101110010111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010010110010 100000
//Pattern #205
00000000000000001
// Proc load unload
000010 0000000000001111
1000100011111010110010001 011111
```

```
11000111010000111111110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010110011011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100110000110 100000
//Pattern #206
00000000000000001
// Proc load unload
000010 0000000000001111
1000111010000101110110001 011111
1100111001000111110110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100001010011 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_10111111100110_100000
//Pattern #207
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
1001110010001110010010001 011111
10110010011111001111101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010100100101 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1101110101010_100000
//Pattern #208
00000000000000001
// Proc load unload
000010 0000000000001111
0110010011110010100000001 011111
1010000011010000101101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010010110001 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1110011010110 100000
//Pattern #209
00000000000000001
// Proc load_unload
000010 0000000000001111
0100000110100000110100001 011111
01000010111111101011001011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011001011101 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001101110010100\_100000
//Pattern #210
00000000000000001
// Proc load unload
000010 0000000000001111
10000101111110100111110001_011111
1011011110011000100100101_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1101110110011_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1101011010010_100000
//Pattern #211
00000000000000001
// Proc load unload
000010 0000000000001111
01101111001101011111100001 011111
0100110111000010000101011 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1000001011011_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1000100111100 100000
//Pattern #212
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1001101110000111100100001 011111
0101110000110010111101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110111101111 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1000010000100_100000
//Pattern #213
00000000000000001
// Proc load unload
000010 0000000000001111
10111000011001111111010001 011111
1010110111011001101000101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001100101011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 10101111111000 100000
```

```
//Pattern #214
0000000000000001
// Proc load unload
000010 0000000000001111
0101101110110101000010001 011111
101010111111000111111101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000010110111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111110011110 100000
//Pattern #215
00000000000000001
// Proc load unload
000010 0000000000001111
0101011111000000000000000 011111
0100001011010101100111011 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1011111011101_100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1010110011000_100000
//Pattern #216
00000000000000001
// Proc load unload
000010 0000000000001111
10000101101010111111111001 011111
10101000100011111110011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111100111011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001001001110 100000
//Pattern #217
00000000000000001
// Proc load unload
000010 0000000000001111
0101000100011000000000000 011111
```

```
1010001011111001011000101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111100100011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 100010000000 100000
//Pattern #218
0000000000000001
// Proc load unload
000010 0000000000001111
010001011111000000000000 011111
1011011100000000010000101 001011
// Proc allclock launch
000001 000000000010000
Z00000000000 1010100101111 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000010000110_100000
//Pattern #219
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
0110111000000110110110001 011111
0101110011101110101111011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000011000011 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1110001111010_100000
//Pattern #220
00000000000000001
// Proc load unload
000010 0000000000001111
10111001110111100111111000 011111
1001110010111100000010101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001100010111 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1101010110000 100000
//Pattern #221
00000000000000001
// Proc load unload
000010 0000000000001111
00111001011111111110000001 011111
0011111010101001000011011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101010000111 100000
// Proc allclock capture
000001 0000000000010001
\tt z00000000000001001111100010\_100000
//Pattern #222
00000000000000001
// Proc load unload
000010 0000000000001111
0111110101010100000111000_011111
0010001101100011100101011 001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1000011001001_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1110100101000_100000
//Pattern #223
00000000000000001
// Proc load unload
000010 0000000000001111
0100011011000011110110001 011111
1000100110001010111001101 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1111000100111_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100000110010_100000
//Pattern #224
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
0001001100010110110010001 011111
0000111011011010101011011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011100000011 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1010010101010_100000
//Pattern #225
00000000000000001
// Proc load unload
000010 0000000000001111
0001110110110100001001000 011111
100110100111111101010111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001011010111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111011101010 100000
```

```
//Pattern #226
0000000000000001
// Proc load unload
000010 0000000000001111
001101001111100000000000 011111
1000000011100010001010101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100100111011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001001100000 100000
//Pattern #227
00000000000000001
// Proc load_unload
000010 0000000000001111
0000000111000100101000001 011111
1000011010101011000011101 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1100010000111_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111000011010 100000
//Pattern #228
00000000000000001
// Proc load unload
000010 0000000000001111
0000110101010110111010001 011111
1000001101110011010001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010110000111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001101010000 100000
//Pattern #229
00000000000000001
// Proc load unload
000010 0000000000001111
0000011011100001000110001 011111
```

```
1101101101101100010101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000100100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110111110110 100000
//Pattern #230
00000000000000001
// Proc load unload
000010 0000000000001111
1011011011011010111100001 011111
0110111110101010001001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 11111110101111 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1010010011110_100000
//Pattern #231
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
1101111101010000010010001 011111
110010000100100101101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100100101111 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000011100100_100000
//Pattern #232
00000000000000001
// Proc load unload
000010 0000000000001111
1001000010010110111100001 011111
0110011000101111011011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011110000011 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 11111110000110 100000
//Pattern #233
00000000000000001
// Proc load unload
000010 0000000000001111
1100110001011001010010001 011111
1100101010010000101001011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111000010011 100000
// Proc allclock capture
000001 0000000000010001
\tt Z0000000000000111111111100100\_100000
//Pattern #234
00000000000000001
// Proc load unload
000010 0000000000001111
1001010100100011001110001 011111
0111011010010101101010101 001011
```

```
// Proc allclock_launch
000001 0000000000010000
Z000000000000_11111110011111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_11001101111100_100000
//Pattern #235
00000000000000001
// Proc load unload
000010 0000000000001111
1110110100101000000100001 011111
11010101011100101011111011 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_1110011110011_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100010101110_100000
//Pattern #236
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
1010101011100110001010001 011111
0110001010111110100001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111000101011 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1011100110100_100000
//Pattern #237
00000000000000001
// Proc load unload
000010 0000000000001111
11000101011110111111100001 011111
1101001011010010110111011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000100011001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101010101010 100000
```

```
//Pattern #238
0000000000000001
// Proc load unload
000010 0000000000001111
1010010110100000000000000 011111
0110011011111110101001101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110001110111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111011011100 100000
//Pattern #239
00000000000000001
// Proc load_unload
000010 0000000000001111
11001101111111000110000001 011111
1100000010111101000001011 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1110011010011_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1101101010110 100000
//Pattern #240
00000000000000001
// Proc load unload
000010 0000000000001111
1000000101111111011100001 011111
00010000111111100010001011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111010101011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100110001110 100000
//Pattern #241
00000000000000001
// Proc load unload
000010 0000000000001111
0010000111111001100010001 011111
```

```
01011011011000111111111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110110010011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010011001010 100000
//Pattern #242
00000000000000001
// Proc load unload
000010 0000000000001111
1011011011000111001000001 011111
1000010000101011010101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100110011101 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1110100100100_100000
//Pattern #243
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
000010000101000000000000 011111
0101010100110000010000101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101100101011 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1101100011010_100000
//Pattern #244
00000000000000001
// Proc load unload
000010 0000000000001111
1010101001100111100100001 011111
1011011001000110011011011 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1001111011001_100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1110100001000 100000
//Pattern #245
00000000000000001
// Proc load unload
000010 0000000000001111
01101100100010111111010001 011111
0101100101010100101110101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111000101111 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001101111000110\_100000
//Pattern #246
00000000000000001
// Proc load unload
000010 0000000000001111
1011001010101101011000001_011111
1001000001000100111011011 001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1100001010111_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_11111110001110_100000
//Pattern #247
00000000000000001
// Proc load unload
000010 0000000000001111
0010000010001000000110001 011111
1011010111000100001011011 001011
// Proc allclock_launch
000001 0000000000010000
Z000000000000_110101010100011_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100010010110_100000
//Pattern #248
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
0110101110001010011110001 011111
0100101100101010110111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000111111011 100000
// Proc allclock capture
000001_000000000010001
Z00000000000 1001000100010 100000
//Pattern #249
00000000000000001
// Proc load unload
000010 0000000000001111
1001011001010000100010001 011111
0000100000010001110100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1110101110011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011110110100 100000
```

```
//Pattern #250
0000000000000001
// Proc load unload
000010 0000000000001111
0001000000100010101100001 011111
0100101111100010111101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1111110110111 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1011010100000 100000
//Pattern #251
00000000000000001
// Proc load unload
000010 0000000000001111
1001011111000011101101000_011111
001000000111101111111111101 001011
// Proc allclock launch
000001 0000000000010000
```

```
Z000000000000_1001101110011_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100101011000_100000
//Pattern #252
0000000000000001
// Proc load unload
000010 0000000000001111
01000000111101111110000001 011111
0100100100010000011101011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101111110001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1010010101110 100000
//Pattern #253
00000000000000001
// Proc load unload
000010 0000000000001111
1001001000100000011100001 011111
```

```
0010001000010000101100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010100010011 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1001101101000 100000
//Pattern #254
0000000000000001
// Proc load unload
000010 0000000000001111
0100010000100101110110001 011111
0011110011101000110100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011011101111 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1001000001110_100000
//Pattern #255
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
011110011101000000000000 011111
0110001100101000001111011 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101111111001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1011100101010_100000
//Pattern #256
00000000000000001
// Proc load unload
000010 0000000000001111
110001100101000000000000 011111
0000101001111010011100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010101011111 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1110110000100 100000
//Pattern #257
00000000000000001
// Proc load_unload
000010 0000000000001111
0001010011110101000000001 011111
0000001110010010010011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001001110001 100000
// Proc allclock capture
000001 0000000000010001
z000000000000_1100101110100_100000
//Pattern #258
00000000000000001
// Proc load unload
000010 0000000000001111
0000011100100110010010001_011111
1100011010010001000011101 001011
```

```
// Proc allclock_launch
000001 000000000010000
Z000000000000_1000101010101_100000
// Proc allclock_capture
000001 0000000000010001
Z000000000000_1110001000110_100000
//Pattern #259
00000000000000001
// Proc load unload
000010 0000000000001111
1000110100100110100110001 011111
0000000111111010010101101 001011
// Proc allclock launch
000001 0000000000010000
Z000000000000_1010011011101_100000
// Proc allclock capture
000001 0000000000010001
z000000000000_11010101111100_100000
//Pattern #260
00000000000000001
// Proc load_unload
000010 0000000000001111
```

```
0000001111110011001110001 011111
1101110010010001110100101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000010100001 100000
// Proc allclock capture
000001_000000000010001
z000000000000_1011000000110_100000
//Pattern #261
00000000000000001
// Proc load unload
000010 0000000000001111
10111001001001111110000001 011111
1101000000101011110001010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011100100001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1110111111000 100000
```

```
//Pattern #262
0000000000000001
// Proc load unload
000010 0000000000001111
1010011111101101010010101 011111
00000101001101010111111101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000110011101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 11111111100010 100000
//Pattern #263
00000000000000001
// Proc load unload
000010 0000000000001111
0000101001101000000001011 011111
10111111110010001100101101 001011
// Proc allclock launch
000001 0000000000010000
```

```
z000000000000_1011010100001_100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100110100110 100000
//Pattern #264
00000000000000001
// Proc load unload
000010 0000000000001111
011111111001000111110110001 011111
0000001011100000010001010 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1010000001101 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111001000000 100000
//Pattern #265
00000000000000001
// Proc load unload
000010 0000000000001111
0000000010011110001110101 011111
```

```
1001111101111100101101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1011001101001 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1111010011010 100000
//Pattern #266
00000000000000001
// Proc load unload
000010 0000000000001111
0011111011111101111001011 011111
0000010001110000100101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1100100010001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000110011010_100000
//Pattern #267
00000000000000001
```

```
// Proc load unload
000010 0000000000001111
000010001110000000001011 011111
0010010010101010110011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1101011110101 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_1000101000010_100000
//Pattern #268
00000000000000001
// Proc load unload
000010 0000000000001111
0100100101010110011011011 011111
1000000010010001101101101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1000100001001 100000
// Proc allclock capture
```

```
000001 0000000000010001
Z00000000000 1100111101000 100000
//Pattern #269
00000000000000001
// Proc load unload
000010 0000000000001111
0000000100100001000101011 011111
0100000110101010010011101 001011
// Proc allclock launch
000001 0000000000010000
Z00000000000 1001010111101 100000
// Proc allclock capture
000001 0000000000010001
\tt Z00000000000001011100101010\_100000
//Pattern #270
00000000000000001
// Proc load unload
000010 0000000000001111
10000011010100111111111011_011111
0001010010101010100000101\_001011
```

```
// Proc allclock_launch
000001 000000000010000
Z00000000000 11111110101001 100000
// Proc allclock capture
000001 0000000000010001
Z000000000000_101010101010010_100000
//Pattern #271
00000000000000001
// Proc load unload
000010 0000000000001111
0010100101010111111011011 011111
1010100101010101100101010 001011
// Proc allclock launch
000001 0000000000010000
z000000000000_1100100111010 100000
// Proc allclock capture
000001 0000000000010001
Z00000000000 1100010110110 100000
// Proc load unload
000001 0000000000001111
1010100101010011011100001 011111
```

//End of Patterns

## Appendix F

```
Do.do file
```

```
rule IC (inter_layer_clearance -1 (layer_pair cc via))
rule IC (inter_layer_clearance -1 (layer_pair poly via))
rule IC (inter_layer_clearance -1 (layer_pair active via))
rule IC (inter_layer_clearance -1 (layer_pair nactive via))
rule IC (inter_layer_clearance -1 (layer_pair pactive via))
setup_check (antenna_rule off) (conflict on) (corner_corner_check off) \
   (xtalk on) (end_cap off) (length on) (limit_way off) \
   (min_width_wire on) (min_mask_edge_length off) (max_vias off) \
   (miter off) (order off) (polygon_wire on) (protected off) \
   (reentrant_path on) (same_net_check on) (segment off) \
   (stub off) (use layer off) (use via off)
```

## Default.view

```
# Version:1.0 MMMC View Definition File

# Do Not Remove Above Line

create_library_set -name CommonTiming -timing {innovus/osu05_stdcells_expanded.tlf
innovus/osu05_stdcells.tlf}

create_constraint_mode -name TimingConstraints -sdc_files {../ece4150/project_N/cpu/src/mips_scan.sdc}

create_delay_corner -name corner_min -library_set {CommonTiming}

create_analysis_view -name view_hold -constraint_mode {TimingConstraints} -delay_corner {corner_min}

set analysis view -setup {view hold} -hold {view hold}
```