

Read ROM

First the two least significant of address have to be latched (CS, falling edge), so the pins A0..15 can be used by the cartridge to send data (RD, falling edge). Any subsequent falling edge of RD (with CS still set to 0) will signal the cartridge to send next 16 bits (the address will be automatically incremented inside). It is important to note that the most significant byte of address should be kept correct at all times by the dumper.




Read RAM

The procedure is very simple, falling edge of CS2 selects RAM. The address should be sent by the dumper via pins A0..15, while pins A16..23 should be in a high impedance state. Falling edge of RD signal the cartridge to sent the data byte (pins A16..23). CS2 should be kept low during the entire process.



Write to RAM (sRAM)/Send a command to RAM (flash)

The data byte and the address should be prepared first on pins A0..23. Then CS2 should be switched to 0 (RAM chip select) and after some time, WR should be lowered as well. The falling edge will send the command to the RAM chip.



RAM commands (flash, from the official MX29L1611 datasheet)

Command		Read/	Silicon	Page/Byte	Chip	Sector	Erase	Erase	Read	Clear
Sequence		Reset	ID Read	Program	Erase	Erase	Suspend	Resume	Status Reg.	Status Reg.
Bus Write		4	4	4	6	6	3	3	4	3
Cycles Req'd										
First Bus	Addr	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H
Write Cycle	Data	AAH	AAH	AAH	AAH	AAH	AAH	AAH	AAH	AAH
Second Bus	Addr	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH
Write Cycle	Data	55H	55H	55H	55H	55H	55H	55H	55H	55H
Third Bus	Addr	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H
Write Cycle	Data	F0H	90H	A0H	80H	80H	вон	D0H	70H	50H
Fourth Bus	Addr	RA	00H/01H	PA	5555H	5555H			Х	
Read/Write Cycle	Data	RD	C2H/F8H	PD	AAH	AAH			SRD	
Fifth Bus	Addr				2AAAH	2AAAH				
Write Cycle	Data				55H	55H				
Sixth Bus	Addr				5555H	SA				
Write Cycle	Data				10H	30H				

Command		Sector	Sector	Verify Sector	Abort
Sequence		Protection	Unprotect	Protect	
Bus Write		6	6	4	3
Cycles Req'd					
First Bus	Addr	5555H	5555H	5555H	5555H
Write Cycle	Data	AAH	AAH	AAH	AAH
Second Bus	Addr	2AAAH	2AAAH	2AAAH	2AAAH
Write Cycle	Data	55H	55H	55H	55H
Third Bus	Addr	5555H	5555H	5555H	5555H
Write Cycle	Data	60H	60H	90H	E0H
Fourth Bus	Addr	5555H	5555H	*	
Read/Write Cycle	Data	AAH	AAH	C2H*	
Fifth Bus	Addr	2AAAH	2AAAH		
Write Cycle	Data	55H	55H		
Sixth Bus	Addr	SA**	SA**		
Write Cycle	Data	20H	40H		