

Group 2 YMC-to-Binary Encoding

Details

- Instructions have variable-length arguments, so two different instructions can take up a different amount of space in memory.
 - Since we have 3-argument 8-bit arithmetic operations required, every instruction would have to be 4 bytes wide with fixed length arguments. However, some instructions only need one or two bytes to implement. Fixed lengths would simplify simulation, but waste significant space.
- Arguments are one-byte, with the exception of register-register operations, which are one-byte for both registers. With 4 general purpose registers, each can easily be assigned to 4 bits.
 - EAX is 0001, EBX is 0010, ECX is 0100, and EDX is 1000. The higher-order 4 bits, those on the left of the byte, will be the first argument, and the lower-order bits will be the second argument.
- Arithmetic will have Register-register implementations, as well as register-memory implementations. For 3-argument arithmetic, we will have R-R-R only. Since 3-argument arithmetic generates 12 necessary instructions guaranteed, adding more can increase workload heavily. When converting from HLC, this should be EAX, EBX, and ECX. EDX should be unchanged. All arithmetic will be in the form $\text{add } x \ y$, which executes $x = x + y$. The first argument should be on the left in the math process, which matters for subtraction and division.
- Multiplication and Division will have signed and unsigned versions. Addition and subtraction work the same for signed and unsigned numbers. Given this complication, we need 10 additional 3-argument arithmetic operations, bringing the total to 22. There is no three-operand instruction to do signed multiplication -> unsigned division, or any similar mismatch.
- Jump operations use flags set by subtract or cmp instructions, mov moves the value of the second operand into the destination of the first operand.

Implementation

- We will have 4 mov instructions. movrr, movrm, movmr and movrl. Mov register register, mov register memory, mov memory register and mov register literal. We can't move directly from memory to memory, or literal to memory. The first argument to these is going to be the destination, and the second will be the source, so for movrm, we're moving FROM memory, and INTO a register.

- We will have 14 two-operand arithmetic operations. add, sub, mult, smult, div, sdiv. The s signifies a signed operation, these all operate register-register arithmetic. Additionally, addrm, subrm, mulrm, smulrm, divrm, and sdivrm will represent arithmetic from register to memory. We also have inc (increment), an instruction that adds the value 1 to a number in either register or memory.
- We have two comparison operations, cmprr, and cmprrm. These perform a subtraction without storing the result, setting the same flags as subtraction to be used by jump instructions below.
- We have 7 jump operations, 6 conditional and one unconditional. jg jumps if the sign flag AND zero flags are 0. jge jumps if the sign flag is 0. jl jumps if the sign flag is 1, jle jumps if the sign flag OR the zero flag is 1. jne jumps if the zero flag is 0. je jumps if the zero flag is 1. jmp jumps regardless. All of these are one-argument instructions, taking the address of the instruction to jump to. However, their argument will be 2-bytes. We have 1kb of available RAM, so addresses need to be stored as 2-bytes.
- We have 26 three-operand instructions, described in the details section. These will need 2 bytes for arguments, one storing two registers and another byte storing the third.
- Additionally, we have 4 special instructions. A halt command, and an out command. The halt command takes no arguments, and three out commands, one signed, and one unsigned, and one that simply outputs a new line. The print command works on a register.
- We have 6 categories of instruction, which we can fit into 3 bits. Our largest category has 26 instructions, which we can fit into 5 bits. Our first 3 bits will represent the category described above, 000 for mov, 001 for two-operand arithmetic, 010 for comparison, 011 for jumps, and 100 for three-operand arithmetic, and 101 for special instructions.
- We will also store a map of argument widths with each instruction in the simulation. Register operations will have one-byte, even for 2 arguments, as described above under the details section. The longest instructions will be 4-bytes, Anything that implements a register-memory operation. We need one-byte for the register, and 2 bytes for the memory. Technically, we could use 4-bits for the register and 12 bits for the memory address, but that complicates things to a degree that I don't think it would be worth it.
-

Category	Instruction	Total Width	Binary	Modified Flags
Special	hlt	1	0xA0	
Special	outs	2	0xA1	

Category	Instruction	Total Width	Binary	Modified Flags
Special	outu	2	0xA2	
Special	outnl	1	0xA3	
Move	movrr	2	0x01	
Move	movrm	4	0x02	
Move	movrl	3	0x03	
Move	movmr	4	0x04	
2-arg Arithmetic	add	2	0x20	CF, OF, ZF, SF
2-arg Arithmetic	sub	2	0x21	CF, OF, ZF, SF
2-arg Arithmetic	mul	2	0x22	OF, ZF, SF
2-arg Arithmetic	smul	2	0x23	OF, ZF, SF
2-arg Arithmetic	div	2	0x24	OF, ZF, SF
2-arg Arithmetic	sdiv	2	0x25	OF, ZF, SF
2-arg Arithmetic	addrm	4	0x26	CF, OF, ZF, SF
2-arg Arithmetic	subrm	4	0x27	CF, OF, ZF, SF
2-arg Arithmetic	mulrm	4	0x28	OF, ZF, SF
2-arg Arithmetic	smulrm	4	0x29	OF, ZF, SF
2-arg Arithmetic	divrm	4	0x2A	OF, ZF, SF
2-arg Arithmetic	sdivrm	4	0x2B	OF, ZF, SF

Category	Instruction	Total Width	Binary	Modified Flags
Comparison	cmpr	2	0x40	CF, OF, ZF, SF
Comparison	cmprb	4	0x41	CF, OF, ZF, SF
Jump	jmp	3	0x60	
Jump	jg	3	0x61	
Jump	jge	3	0x62	
Jump	jl	3	0x63	
Jump	jle	3	0x64	
Jump	jne	3	0x65	
Jump	je	3	0x66	
3-arg Arithmetic	addsub	3	0x80	CF, OF, ZF, SF
3-arg Arithmetic	addmul	3	0x81	OF, ZF, SF
3-arg Arithmetic	addsmul	3	0x82	OF, ZF, SF
3-arg Arithmetic	adddiv	3	0x83	OF, ZF, SF
3-arg Arithmetic	addsddiv	3	0x84	OF, ZF, SF
3-arg Arithmetic	subadd	3	0x85	CF, OF, ZF, SF
3-arg Arithmetic	submul	3	0x86	OF, ZF, SF
3-arg Arithmetic	subsmul	3	0x87	OF, ZF, SF
3-arg Arithmetic	subdiv	3	0x88	OF, ZF, SF
3-arg Arithmetic	subsddiv	3	0x89	OF, ZF, SF

Category	Instruction	Total Width	Binary	Modified Flags
3-arg Arithmetic	muladd	3	0x8A	CF, OF, ZF, SF
3-arg Arithmetic	mulsub	3	0x8B	CF, OF, ZF, SF
3-arg Arithmetic	muldiv	3	0x8C	OF, ZF, SF
3-arg Arithmetic	smuladd	3	0x8D	CF, OF, ZF, SF
3-arg Arithmetic	smulsub	3	0x8E	CF, OF, ZF, SF
3-arg Arithmetic	smuldiv	3	0x8F	OF, ZF, SF
3-arg Arithmetic	divadd	3	0x90	CF, OF, ZF, SF
3-arg Arithmetic	divsub	3	0x91	CF, OF, ZF, SF
3-arg Arithmetic	divmul	3	0x92	OF, ZF, SF
3-arg Arithmetic	sdivadd	3	0x93	CF, OF, ZF, SF
3-arg Arithmetic	sdivsub	3	0x94	CF, OF, ZF, SF
3-arg Arithmetic	sdivsmul	3	0x95	OF, ZF, SF
3-arg Arithmetic	addadd	3	0x96	CF, OF, ZF, SF
3-arg Arithmetic	subsub	3	0x97	CF, OF, ZF, SF
3-arg Arithmetic	mulmul	3	0x98	OF, ZF, SF
3-arg Arithmetic	smulsmul	3	0x99	OF, ZF, SF

Category	Instruction	Total Width	Binary	Modified Flags
3-arg Arithmetic	divdiv	3	0x9A	OF, ZF, SF
3-arg Arithmetic	sdivsdiv	3	0x9B	OF, ZF, SF