
Verified constant-multiply implementations · matched routed timing

All 32 pairs × 3 matched seeds · iCE40HX8K / CT256 · common mapped 132-FF harness · 12 MHz constraint

Full-harness modeled Fmax; wrapper-limited and unresolved paths remain included. No board or CPU speedup claim.



Primary: 32 pair means across the same three seeds · mean Δ -1.711 ns · median -1.202 ns · lower / equal / higher: 32 / 0 / 0

Period = 1000 / Fmax. Negative period change favors CSD; positive change favors original. Every seed is shown.
These are matched development cases, not independent samples of new programs. Full precision and path classifications: figure-data.json.