




Assignment4	 IIT-H VLSI Architectures				
	Date of upload	10Feb2014	Date of submission	19Feb2014	

1. Draw the functional block diagram of each problem using Vectored Mux/Comparators/Adder.
2. Use Pencil to draw all the diagrams
3. Name all internal signals appropriately ,
 - a. sig1,sig2 .. for one bit signals and
 - b. bus1,bus2,bus3 for greater than one bit signals
4. Write Verilog code (Design.v) and TestBench (tb.v)
5. Use DataFlow model style of Verilog Coding. (using “assign” statements)
6. Make appropriate assumptions if needed and mention the same.

SINo	Questions	
1	<p>Sandwich counter.</p>  <p>Design a counter which follows the following sequence.</p> <p>0,3, 1,2,2,1,3,0</p> <p>Counter should start with “0” on reset</p> <p>All odd locations it should increment by unity (observe the black colored entries, they differ by unity and are incrementing)</p> <p>All even locations should decrement, starting with “3”</p> <p>The counting sequence should repeat the same forever.</p> <p>Please follow the following naming style only for consistency between every student’s solution</p> <p>module student (input wire clock,reset, output reg [1:0] count);</p> <p>//Your code starts here.</p> <p>....</p> <p>....</p> <p>endmodule</p>	

2

Collapsing counter.



Design a counter which starts with two initial values say 25 and 8 and reduces to zero “0” by generating the next value, which is an absolute difference between the two latest counts.

The counting sequence should be

25,8,17,9,8,1,7,6,1,5,4,1,3,2,1,1,0,0,0,0,0,0

Step 1: Generate 25 on first clock (on reset)

Step2: Generate 8 on the second clock

Step3: The next value is a modulus subtraction of 25 and 8, which is 17

Step 4: The next value is modulus subtraction of the latest two counts, 8 and 17 which is 9

Step5: Continue Step4 until you reach “0”.

Step6: After reaching “0”, retain zero for ever.

Please follow the following naming style only for consistency between every student’s solution
module student (input wire clock,reset,

output reg [4:0] count);


//Your code starts here.

....

....

Endmodule

3



Design a counter to generates date and month of a calendar as follows

Example: If “year” input is 2014 then the output should be

Month 1: Date: 1,2,3,..... 31,

Month 2: Date: 1,2,3,.....28,

Month3 : Date: 1,2,3,.....31,

.... etc

Guidelines

1. All the months Jan,Mar,May,July,Aug,Oct,Dec should contain 31days
2. All the months Apr,Jun,Sep,Nov should contain 30 days
3. Feb month should contain 29 days on a leap year and 28 otherwise.
4. Leap year should be calculated from a 11 bit “year” input as follows
All years which are divisible by 4 are leap years, except the ones which are divisible by 100 (hundred)

Please follow the following naming style only for consistency between every student’s solution
module student (input wire clock,reset,

input wire [10:0] year,

output reg [4:0] date,

output reg [3:0] month);

//Your code starts here.

....

....

endmodule