
Acknowledgment: Almost all of these slides are based on Dave Patterson's CS152 Lecture Slides at UC, Berkeyley.

#### COMPUTER SYSTEMS ORGANIZATION

#### A Single Cycle Processor



## Drawbacks of Single Cycle Processor


- Long cycle time: Cycle time must be long enough for the load instruction:
  - PC's Clock -to-Q +
  - Instruction Memory Access Time +
  - Register File Access Time +
  - ALU Delay (address calculation) +
  - Data Memory Access Time +
  - Register File Setup Time
- Cycle time is much longer than needed for all other instructions.
  - R-type instructions do not require data memory access
  - Jump does not require ALU operation nor data memory access


## Overview of a Multiple Cycle Implementation

- The root of the single cycle processor's problems:
  - The cycle time has to be long enough for the slowest instruction
- Solution:
  - Break the instruction into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
    - Cycle time: time it takes to execute the longest step
    - Keep all the steps to have similar length
  - This is the essence of the multiple cycle processor

# Reducing Cycle Time

- Cut combinationaldependency graph andinsert register / latch
- Do same work in two fast cycles, rather than one slow one
- May be able to shortcircuit path and remove some components for some instructions!






# Advantages of Multiple Cycle Processor

- Cycle time is much shorter
- Different instructions take different number of cycles to complete
  - Load takes five cycles
  - Jump only takes three cycles
- Allows a functional unit to be used more than once per instruction

## The Big Picture: Performance Perspective


- Performance of a machine was determined by
  - Instruction Count
  - Clock cycle Time
  - Clock cycles per instruction
- Processor Design (data path and control) will determine
  - □ Clock cycle time
  - Clock cycles per instruction


#### The Five Steps of a Load Instruction



# Memory Write Timing: Ideal Vs Reality


- In the Single Cycle Processor memory module is simplified
  - Write happens at the clock tick
  - Address, data, and write enable must be stable one "set-up" time before the clock tick
- In real life memory module has no clock input
  - The write path is a combinational logic delay path:
  - Write enable goes to 1 and Din settles down
  - Memory write access delay
  - Din is written into mem[address]
- Important: Address and Data must be stable BEFOREWrite Enable goes to 1






#### Race Condition Between Address and Write Enable

- The "real" (no clock input) memory may not work reliably in the single cycle processor because:
  - We cannot guarantee Address will be stable BEFORE WrEn = 1
  - There is a race between Adr and WrEn




#### How to Avoid this Race Condition?

- Solution for the multiple cycle implementation:
  - Make sure Address is stable by the end of Cycle N
  - □ Assert Write Enable signal ONE cycle later at Cycle (N + 1)
  - Address cannot change until Write Enable is deasserted.




We can make use the same logic if we are using unclocked Register File to build our multiple cycle processor.

# Multiple Cycle Data Path



# Multiple Cycle Data Path




#### Instruction Fetch Phase

 $\square$  IR = mem[PC]


$$\square$$
 PC = PC + 4


PCWr	lorD	MemWr	lrWr	RegDst	RegWr	ALUSeIA
1	0	0	1	x	0	0
PCWrCond	PCSrc	BrWr	ExtOp	MemtoReg	ALUOp	ALUSelB
х	0	0	x	х	ADD	0



### Instruction Fetch Cycle: In the Beginning


- Every cycle begins right AFTER the clock tick:
  - mem[PC] PC<31:0> + 4






### Instruction Fetch Cycle: The End

° Every cycle ends AT the next clock tick (storage element updates):



#### Instruction Fetch Cycle: Overall Picture




# Register Fetch/Instruction Decode Phase

 $\square$  IR = mem[PC]


$$\square$$
 PC = PC + 4

PCWr	lorD	MemWr	lrWr	RegDst	RegWr	ALUSeIA
1	0	0	1	x	0	0
PCWrCond	PCSrc	BrWr	ExtOp	MemtoReg	ALUOp	ALUSelB
х	0	0	x	х	ADD	0




#### Register Fetch / Instruction Decode


- o busA <- RegFile[rs]; busB <- RegFile[rt];</p>
- ALU is not being used: ALUctr = xx



### Register Fetch / Instruction Decode (Continue)





### **Branch Completion**




### Instruction Decode: We have a R-type!

Next Cycle: R-type Execution











#### Instruction Decode: We have an Ori!

Next Cycle: Ori Execution













### Instruction Decode: We have a Memory Access!


Next Cycle: Memory Address Calculation














### Putting it all together: Multiple Cycle Datapath




### Putting it all together: Control State Diagram



# Control Logic in the Form of Finite State Diagram



### **Sequencing Control: Explicit Next State Function**



# Summary

- Disadvantages of the Single Cycle Processor
  - Long cycle time
  - Cycle time is too long for all instructions except load
- Multiple cycle processor
  - Divide the instruction into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle