Hints and Solutions to Mid Semester Examination 2 2012 VLSI Architectures


BL VDD BL

NS RD N7


RD N7

During a write operation, WR signal is maintained at a high livel. RD and entre signals are maintained at a low level. Hence the access transisters N4 and N7 are cut off and the write access transister is turned on. To write a "1" to node 1, BL is charged and "1" is forced to node "X". through N3. This turns on N2, forcing "6" into node 2. This turns on transister P1, forcing "1" into node 1. Similarly to write "6" to node 1, BL is discharged. Hence, to perform a write operation charging / discharging of only BL is utilized.


During a read operation, RD and CNTRL signals are maintained at a high level while WR is maintained at a low level. Hence N3 is cut off, while N4 and N7 are activated. To perform seed operation, BL and BL are initially precharged to a high voltage. Suppose that nocle I stores "I", BL is discharged through N5 and N7. Alternatively, if mode 2 stores "I", BL is discharged through N6 and N7. Since N3 is cut off, storage nodes I and 2 are completely isolated from the bit lines during read operation. This improves the state noise margin.




4



2. In figure 1(a), a conventional PMOS switch to used for power gating. The body of the transistor is either connected to Voto or a higher potential to reverse bias the body source junction. In figure 1(b), the body of the connected to Voto or a higher potential to reverse of a low VT NMOS transistor. The chain terminal of the NMOS PMOS transistor in connected to a reference voltage (VR) Voo+Vrn). In this way, the body potential of the switch is dynamically is connected to a reference voltage (VR) Voo+Vrn). In this way, the body potential of the switch is dignamically changed with the sleep input. When the PMOS switch is put into OFF state by applying the sleep signal its changed with the sleep input. When the PMOS switch is put into OFF state by applying the sleep signal its body folential is raised through NMOS towards VR, reverse biasing body source junction, and consequently VTo is increased resulting in reduced leakage current. On the other hand, when the switch is ON, the body potential deops such that the source body is slightly forward biased; this reduces VTo and increases current drive of the switch. Hence wing the notion of dynamic threshold voltage for PMOS increases current drive of the switch. Hence wing the notion of dynamic threshold voltage for PMOS transistor, the proformance of the PMOS switch used for power gating can be improved.



(ii) 3 i/s CMOS NAND gate



6. The designer can obtain the carry output directly from the 8 bit parallel inputs using the look ahead approach and this does not require probing into the original circuit.