

# Intel 8085 Microprocessor Architecture








### The 8085 Bus Structure

The 8-bit 8085 CPU (or MPU – Micro Processing Unit) communicates with the other units using a 16-bit address bus, an 8-bit data bus and a control bus.





### The 8085 Bus Structure

#### **Address Bus**

- Consists of 16 address lines: A<sub>0</sub> A<sub>15</sub>
- Operates in unidirectional mode: The address bits are always sent from the MPU to peripheral devices, not reverse.
- 16 address lines are capable of addressing a total of 2<sup>16</sup> = 65,536 (64k) memory locations.
- Address locations: 0000 (hex) FFFF (hex)



### The 8085 Bus Structure

#### **Data Bus**

- Consists of 8 data lines: D<sub>0</sub> D<sub>7</sub>
- Operates in bidirectional mode: The data bits are sent from the MPU to peripheral devices, as well as from the peripheral devices to the MPU.
- Data range: 00 (hex) FF (hex)

### **Control Bus**

 Consists of various lines carrying the control signals such as read / write enable, flag bits.




### The 8085: CPU Internal Structure

# The internal architecture of the 8085 CPU is capable of performing the following operations:

- Store 8-bit data (Registers, Accumulator)
- Perform arithmetic and logic operations (ALU)
- Test for conditions (IF / THEN)
- Sequence the execution of instructions
- Store temporary data in RAM during execution




### The 8085: CPU Internal Structure



Simplified block diagram



# The 8085: Registers





### The 8085: CPU Internal Structure

### Registers

- Six general purpose 8-bit registers: B, C, D, E, H, L
- They can also be combined as register pairs to perform 16-bit operations: BC, DE, HL
- Registers are programmable (data load, move, etc.)

### **Accumulator**

- Single 8-bit register that is part of the ALU!
- Used for arithmetic / logic operations the result is always stored in the accumulator.



### The 8085: CPU Internal Structure

### Flag Bits

- Indicate the result of condition tests.
- Carry, Zero, Sign, Parity, etc.
- Conditional operations (IF / THEN) are executed based on the condition of these flag bits.


### **Program Counter (PC)**

 Contains the memory address (16 bits) of the instruction that will be executed in the next step.

### Stack Pointer (SP)



# **Example: Memory Read Operation**






# **Example: Instruction Fetch Operation**

- All instructions (program steps) are stored in memory.
- To run a program, the individual instructions must be read from the memory in sequence, and executed.
  - Program counter puts the 16-bit memory address of the instruction on the address bus
  - Control unit sends the Memory Read Enable signal to access the memory
  - The 8-bit instruction stored in memory is placed on the data bus and transferred to the instruction decoder
  - Instruction is decoded and executed




# **Example: Instruction Fetch Operation**






# **Example: Instruction Fetch Operation**






# 8085 Functional Block Diagram






# The 8085 Microprocessor





# **Basic Processor Operation**

- All instructions (program steps) are stored in memory.
- To run a program, the individual instructions must be read from the memory in sequence, and executed.
- Detailed sequence:





### 8085 Instruction Set

### The 8085 instructions can be classified as follows:

- Data transfer operations
  - Between registers
  - Between memory location and a register
  - Direct write to a register / memory
  - Between I/O device and accumulator
- Arithmetic operations (ADD, SUB, INR, DCR)
- Logic operations
- Branching operations (JMP, CALL, RET)



#### ONE-BYTE INSTRUCTIONS

A 1-byte instruction includes the opcode and the operand in the same byte. For example:

Task	Opcode	Operand*	Binary Code	Hex Code
Copy the contents of	MOV	C,A	0100 1111	4FH
the accumulator in register C.				
Add the contents of register B to the	ADD	В	1000 0000	80H
contents of the ac- cumulator.				
Invert (complement) each bit in the ac-	CMA		0010 1111	2FH
cumulator.				

- 1. MOV and CMA: No FLAGS affected.
- 2. ADD affects the FLAGS.



## 8085 Flags Register

$\mathbf{D}_7$	$D_6$	$\mathbf{D}_{5}$	$D_4$	$D_3$	$\mathbf{D}_2$	$\mathbf{D}_{1}$	$\mathbf{D}_0$
S	Z		AC		P		CY

- Z Zero: The Zero flag is set to 1 when the result is zero; otherwise it is reset.
- 2. CY Carry: If an arithmetic operation results in a carry, the CY flag is set; otherwise it is reset.
- 3. S Sign: The Sign flag is set if bit  $D_7$  of the result = 1; otherwise it is reset.
- 4. P Parity: If the result has an even number of 1s, the flag is set; for an odd number of 1s, the flag is reset;
- 5. AC Auxilary Carry: Check the manual. We will not use it in our labs.

#### TWO-BYTE INSTRUCTIONS

In a 2-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. For example:

				Hex	
Task	Opcode	Operand	Binary Code	Code	
Load an 8-bit data byte in the ac- cumulator.	MVI	A,Data	0011 1110 DATA	3E Data	First Byte Second Byte

No FLAGS affected.



#### THREE-BYTE INSTRUCTIONS

In a 3-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third byte is the high-order address. For example:

				Hex	
Task	Opcode	Operand	Binary Code	Code	
Transfer the program sequence to the memory	JMP	2085H	1100 0011 1100 0011 0010 0000	C3* 85 20	First Byte Second Byte Third Byte
location 2085H.				11174	

No FLAGS affected.



# **A VERY Simple Program**

### Add two hexadecimal numbers:

- Load register A (accumulator) with 32 (hex)
- Load register B with 48 (hex)
- Add the two numbers and save the sum in A
- Display accumulator (A) contents at port (01)
- End



# **A VERY Simple Program**

Mnemonics	Hex Code	<b>Memory Contents</b>	Memory Address
MVI A,32H	3E	0 0 1 1 1 1 1 0	2000
ŕ	32	0 0 1 1 0 0 1 0	2001
MVI B,48H	06	0 0 0 0 0 1 1 0	2002
,	48	0 1 0 0 1 0 0 0	2003
ADD B	80	1 0 0 0 0 0 0 0	2004
OUT 01H	D3	1 1 0 1 0 0 1 1	2005
	01	0 0 0 0 0 0 0 1	2006
HLT	76	0 1 1 1 1 1 1 0	2007



# A VERY Simple Program – Version 2

Mnemonics	Hex Code		Memory (	Contents	Address
MVI A,32H	3E		0 0 1 1	1 1 1 0	2000
,	32		0 0 1 1	0 0 1 0	2001
MVI B,48H	06		0 0 0 0	0 1 1 0	2002
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	48		0 1 0 0	1 0 0 0	2003
ADD B	80	ve neo. '	1 0 0 0	0 0 0 0	2004
STA B000H	32 00 B0	res lamid	1 1 0 1	0 0 1 1	2005
STA DUUUH	32 00 B0		0 0 0 0	0 0 0 1	2006
HLT	76	* 100	0 1 1 1	1 1 1 0	2007



Momory

 Assemble the following program. Also write what is the net effect of this program.

MVI A, 8FH

MVI B, 68H

**SUB B** 

ANI OFH

**STA 2070H** 

HLT



 Assemble the following program assuming START is pointing to memory location B000H. Also write what is the net effect of this program.

START: LXI H, 2055H ;index for data source

LXI D, 2085H; index for data destination,

; starting at last location

MVI B, 06H ; Byte Counter

**NEXT:** MOV A, M ; Get data byte

STAX D ; Store data byte

INX H ; Next location

DCX D

DCR B

JNZ NEXT; go back if counter is not 0

HLT



 Assemble the following program assuming START is pointing to memory location c000H. Also write what is the net effect of this program.

START: LXI H, 2055H ;index for data source

LXI D, 2085H; index for data destination,

; starting at last location

MVI B, 06H ; Byte Counter

**NEXT:** MOV A, M ; Get data byte

STAX D ; Store data byte

INX H ; Next location

DCX D

DCR B

JNZ NEXT; go back if counter is not 0

HLT



■ Write an 8085 assembly program to compute the sum of 10 numbers which are located in 10 consecutive byte positions starting from memory location 0xC000. The sum value has to be stored back into memory location 0xC00A. Assembly the program assuming that the program will be loaded started from the memory location 0xB000.



# Detailed Review of the 8085 Instruction Set

### Prof. Yusuf Leblebici Microelectronic Systems Laboratory (LSM)

yusuf.leblebici@epfl.ch



### 8085 Instruction Set

#### The 8085 instructions can be classified as follows:

- Data transfer operations
  - Between registers
  - Between memory location and a register
  - Direct write to a register / memory
  - Between I/O device and accumulator
- Arithmetic operations (ADD, SUB, INR, DCR)
- Logic operations
- Branching operations (JMP, CALL, RET)



#### ONE-BYTE INSTRUCTIONS

A 1-byte instruction includes the opcode and the operand in the same byte. For example:

Task		Opcode	Operand	l* Binary Code	Hex Code
Copy the content	ts of	MOV	C,A	0100 1111	4FH
the accumulate register C.	or in				
Add the contents register B to the contents of the	he	ADD	В	1000 0000	80H
cumulator. Invert (complem	ent)	CMA		0010 1111	2FH
each bit in the cumulator.	e ac-				

- 1. MOV and CMA: No FLAGS affected.
- 2. ADD affects the FLAGS.



#### TWO-BYTE INSTRUCTIONS

In a 2-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. For example:

			Hex Indiana		
Task	Opcode	Operand	Binary Code	Code	
Load an 8-bit data byte in the ac- cumulator.	MVI	A,Data	0011 1110 DATA	3E Data	First Byte Second Byte



#### THREE-BYTE INSTRUCTIONS

In a 3-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third byte is the high-order address. For example:

				Hex	
Task	Opcode	Operand	<b>Binary Code</b>	Code	
Transfer the program sequence to the	JMP	2085H	1100 0011 1100 0011 0010 0000	C3* 85 20	First Byte Second Byte Third Byte
memory location 2085H.				100.74	



# **Simple Data Transfer Operations**

MOV	Rd,Rs*	Move ☐ This is a 1-byte instruction ☐ Copies data from source register Rs to destination register Rd
MVI	R,8-bit	<ul> <li>Move Immediate</li> <li>□ This is a 2-byte instruction</li> <li>□ Loads the 8 bits of the second byte into the register specified</li> </ul>

### **Examples:**

•	MOV	B,A	47	From ACC to REG
•	MOV	C,D	4A	Between two REGs
•	MVI	D,47	16	Direct-write into REG D
			47	



# **Simple Data Transfer Operations**

OUT	8-bit port address  Output to Port  □ This is a 2-byte instruction
	☐ Sends (copies) the contents of the accumulator
	(A) to the output port specified in the second byte
IN	8-bit port address Input from Port
	☐ This is a 2-byte instruction ☐ Accepts (reads) data from the input port speci-
	fied in the second byte, and loads into the ac- cumulator

### **Example:**

• OUT 05 D3 05

Contents of ACC sent to output port number 05.



# **Simple Memory Access Operations**

	_	
I-DA · I-oac	Accumu	lator Direct

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code	
LDA	16-bit	3.2.1	401/	13	ban3AO	
	address					

**Description** The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered. This is a 3-byte instruction; the second byte specifies the low-order address and the third byte specifies the high-order address.

Flags No flags are affected.

**Example** Assume memory location 2050H contains byte F8H. Load the accumulator with the contents of location 2050H.

Instruction: LDA 2050H Hex Code: 3A 50 20 (note the reverse order)

A F8 X F 2050 F8



## **Simple Memory Access Operations**

STA: Store Accumulator Direct

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
STA	16-bit	3	4	13	32

**Description** The contents of the accumulator are copied to a memory location specified by the operand. This is a 3-byte instruction; the second byte specifies the low-order address and the third byte specifies the high-order address.

Flags No flags are affected.

**Example** Assume the accumulator contains 9FH. Load the accumulator contents into memory location 2050H.

Instruction: STA 2050H Hex Code: 32 50 20

Register contents
before instruction
A 9F XX F 2050 9F



ADD	$R^{\dagger}$	Add  ☐ This is a 1-byte instruction
		☐ Adds the contents of register R to the contents of the ac-
		cumulator
ADI	8-bit	Add Immediate
		☐ This is a 2-byte instruction
		☐ Adds the second byte to the contents of the accumulator
SUB	$\mathbf{R}^{\dagger}$	Subtract
		☐ This is a 1-byte instruction
		☐ Subtracts the contents of register R from the contents of the accumulator
SUI	8-bit	Subtract Immediate



INR	R*	<ul> <li>Increment</li> <li>□ This is a 1-byte instruction</li> <li>□ Increases the contents of register R by 1</li> <li>Caution: All flags except the CY are affected</li> </ul>
DCR	R*	Decrement  ☐ This is a 1-byte instruction  ☐ Decreases the contents of register R by 1  Caution: All flags except the CY are affected



#### Instruction ADD C



Memory Address (H)	Machine Code	Instr Opcode	uction Operand			ents and Contents	
sign theview			i Trisandi.		The first four mad load the registers	chine codes	
HI-LO XX00	16	MVI	D epu		<del></del>	S Z CY X X X	F
	10	MVI	D,8BH	A	Suive shoot file. Or		13.00
01	8B					6F	С
02	0E	MVI	C,6FH	□ □ □	8B	omdi gelia	Е
03	6F			_ Н		de 21 militya.	L
04	0C	INR	C	ansance gai	Add 01 to (C): 6F	7 + 01 = 70н	
				A	70	S Z CY 0 0 X	F
05	79	MOV	A,C	> B		70	С
				D	8B		Е
0.0		1.66	La Holer	_		S Z CY	1.0
06	82	ADD	D	$\rightarrow$ A	FB	10 0	F
07	D3	OUT	PORT1	В	nitoriou.	70	С
08	PORT#	PORT1		D	8B	The complete	Е
09	76	HLT			End of the program	n	Y



### **Overview of Logic Operations**

ANA: AND Logically AND the contents of a register.


ANI: AND Immediate Logically AND 8-bit data.


ORA: OR Logically OR the contents of a register.

ORI: OR Immediate Logically OR 8-bit data.

XRA: X-OR Exclusive-OR the contents of a register.

XRI: X-OR Immediate Exclusive-OR 8-bit data.







## **Logic Operations**

ANA	R	Logical AND with Accumulator
		☐ This is a 1-byte instruction
		□ Logically ANDs the contents of the register R with the contents of the accumulator
		□ 8085: CY is reset and AC is set
ANI	8-bit	AND Immediate with Accumulator
		☐ This is a 2-byte instruction
		<ul> <li>Logically ANDs the second byte with the contents of the accumulator</li> </ul>



## **Logic Operations**

ORA	R	Logically OR with Accumulator
		☐ This is a 1-byte instruction
		☐ Logically ORs the contents of the register R with the
		contents of the accumulator
ORI	8-bit	OR Immediate with Accumulator
		☐ This is a 2-byte instruction
		Logically ORs the second byte with the contents of the
		accumulator




## **Logic Operations**

XRA	R	Logically Exclusive-OR with Accumulator
21101	, Nakkil	☐ This is a 1-byte instruction
		☐ Exclusive-ORs the contents of register R with the contents of the accumulator
XRI	8-bit	Exclusive-OR Immediate with Accumulator
		☐ This is a 2-byte instruction
		☐ Exclusive-ORs the second byte with the contents of the
		accumulator
CMA		Complement Accumulator
		□ This is a 1-byte instruction that complements the contents of the accumulator
6 1 (0.44)		☐ No flags are affected



## **Branching Operations**



Note: This is an **unconditional** jump operation.
It will **always** force the program counter to a fixed memory address → continuous loop!



## **Branching Operations**

Opcode	Operand	Description
JС	16-bit	Jump On Carry (if result generates carry and CY = 1)
JNC	16-bit	Jump On No Carry $(CY = 0)$
JZ	16-bit	Jump On Zero (if result is zero and $Z = 1$ )
JNZ	16-bit	Jump On No Zero $(Z = 0)$
JP	16-bit	Jump On Plus (if $D_7 = 0$ , and $S = 0$ )
JM	16-bit	Jump On Minus (if $D_7 = 1$ , and $S = 1$ )
JPE	16-bit	Jump On Even Parity $(P = 1)$
JPO	16-bit	Jump On Odd Parity $(P = 0)$

**Conditional jump** operations are very useful for decision making during the execution of the program.



## **Example**

### Write a 8085 machine code program:

- Read two different memory locations
- Add the contents
- Send the result to output port 02 (display)
   if there is no overflow
- Display "FF" if there is an overflow
- Stop



## **Example**

2000 2001 2002	LDA	2050	3A 50 20	Load contents of memory location 2050 into accumulator
2003	MOV	B,A	47	Save the first number in B
2004	LDA	2051	3A	Load contents of memory
2005			51	location 2051 into accumulator
2006			20	
2007	ADD	В	80	Add accumulator with B
2008	JNC	XXYY	D2	Jump to YYXX if no carry!
2009			YY	
2010			XX	
2011	MVI	A,FF	3E	Direct write FF into
2012			FF	accumulator
2013	OUT	02	D3	Display accumulator contents
2014			02	at output port 02
2015	HLT		<b>7</b> 6	Stop



# **Updated Code**

2000 2001 2002	LDA	2050	3A 50 20	Load contents of memory location 2050 into accumulator
2003	MOV	B,A	47	Save the first number in B
2004	LDA	2051	3A	Load contents of memory
2005			<b>51</b>	location 2051 into accumulator
2006			20	
2007	ADD	В	80	Add accumulator with B
2008	JNC	2013	D2	Jump to 2013 if no carry!
2009			13	
2010			20	
2011	MVI	A,FF	3E	Direct write FF into
2012			FF	accumulator
2013	OUT	02	D3	Display accumulator contents
2014			02	at output port 02
2015	HLT		<b>76</b>	Stop



# **Indirect Memory Access**

### Prof. Yusuf Leblebici Microelectronic Systems Laboratory (LSM)

yusuf.leblebici@epfl.ch



## **Direct Memory Access Operations**

T TO T 1	*	lator Direct
1.114.1.024	Acciimii	DIACT I NYDCT
IIDA. IIUau	ACCUIU	IGIOI DIIECI

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code	
LDA	16-bit	3.2-1	24 (O.M.	13	ban3A O • 91	
	address					

**Description** The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered. This is a 3-byte instruction; the second byte specifies the low-order address and the third byte specifies the high-order address.

Flags No flags are affected.

**Example** Assume memory location 2050H contains byte F8H. Load the accumulator with the contents of location 2050H.

Instruction: LDA 2050H Hex Code: 3A 50 20 (note the reverse order)

A F8 X F 2050 F8



## **Direct Memory Access Operations**

STA: Store Accumulator Direct

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
STA	16-bit	3	4	13	32

**Description** The contents of the accumulator are copied to a memory location specified by the operand. This is a 3-byte instruction; the second byte specifies the low-order address and the third byte specifies the high-order address.

Flags No flags are affected.

**Example** Assume the accumulator contains 9FH. Load the accumulator contents into memory location 2050H.

Instruction: STA 2050H Hex Code: 32 50 20

Register contents
before instruction
A 9F XX F 2050 9F



## **Example**

### Write a 8085 machine code program:

- Read two different memory locations
- Add the contents
- Send the result to output port 02 (display)
   if there is no overflow
- Display "FF" if there is an overflow
- Stop



## **Example**

2000 2001 2002	LDA	2050	3A 50 20	Load contents of memory location 2050 into accumulator
2003	MOV	B,A	47	Save the first number in B
2004	LDA	2051	3A	Load contents of memory
2005			51	location 2051 into accumulator
2006			20	
2007	ADD	В	80	Add accumulator with B
2008	JNC	XXYY	D2	Jump to YYXX if no carry!
2009			YY	
2010			XX	
2011	MVI	A,FF	3E	Direct write FF into
2012			FF	accumulator
2013	OUT	02	D3	Display accumulator contents
2014			02	at output port 02
2015	HLT		<b>76</b>	Stop



# **Updated Code**

2000 2001 2002	LDA	2050	3A 50 20	Load contents of memory location 2050 into accumulator
2003	MOV	B,A	47	Save the first number in B
2004	LDA	2051	3A	Load contents of memory
2005			<b>51</b>	location 2051 into accumulator
2006			20	
2007	ADD	В	80	Add accumulator with B
2008	JNC	2013	D2	Jump to 2013 if no carry!
2009			13	
2010			20	
2011	MVI	A,FF	3E	Direct write FF into
2012			FF	accumulator
2013	OUT	02	D3	Display accumulator contents
2014			02	at output port 02
2015	HLT		<b>76</b>	Stop



## **Indirect Memory Access Operations**


- Use a register PAIR as an address pointer!
- We can define memory access operations using the memory location (16 bit address) stored in a register pair: BC, DE or HL.
- First, we have be able to load the register pairs.

```
LXI B, (16-bit address)
LXI D, (16-bit address)
LXI H, (16-bit address)
```

We can also increment / decrement register pairs.



## **Loading Register Pairs**






## **Data Transfer from Memory to Processor**

 Once the register pairs are loaded with the memory address, we can use them as pointers.

- MOV R,M
   Move the contents of the memory location stored in HL register pair into register (R).
- LDAX B / LDAX D
   Move the contents of the memory location stored in BC (or DE) register pair into the accumulator.



## **Data Transfer from Memory to Processor**






## Data Transfer from Processor to Memory

 Once the register pairs are loaded with the memory address, we can use them as pointers.


- MOV M,R
   Move the contents of the register (R) into memory location stored in HL register pair.
- STAX B / STAX D
   Move the contents of the accumulator into the memory location stored in BC (or DE) register pair.



## **Data Transfer from Processor to Memory**



Machine Code	Mnemonics
21 00	LXI H,8000H
80 70	MOV M,B



This instruction copies the contents of the accumulator into memory. Therefore, it is necessary first to copy (B) into A.

11	LXI D,8000H
00	
80	
78	MOV A,B
12	STAX D




## **Block Data Transfer Example**

16 bytes of data are stored in memory locations
 XX50 to XX5F (16 consecutive memory addresses).

 Transfer (copy) the entire block of data to new memory locations starting at XX70.

• Make use of memory address pointers and indirect addressing!








PROGRAM					
Memory					
Address	Hex			uctions	
HI-LO	Code	Label	Opcode	Operand	Comments
XX00	21	START:	LXI	H,XX50H	;Set up HL as a
01	50				; pointer for source
02	XX				; memory
03	11		LXI	D,XX70H	;Set up DE as
04	70				; a pointer for
05	XX				; destination
06	06		MVI	B,10H	;Set up B to count
07	10				; 16 bytes
08	7E	NEXT:	MOV	A,M	;Get data byte from
					; source memory
09	12		STAX	D	;Store data byte at
					; destination
0A	23		INX	Н	;Point HL to next
					; source location
0B	13		INX	D	;Point DE to
					; next destination
0C	05		DCR	В	;One transfer is
					; complete,
					; decrement count
0D	C2		JNZ	NEXT	;If counter is not 0,
0E	08				; go back to transfer
0F	XX				; next byte
10	76		HLT		;End of program
XX50	37				;Data
<b>+</b>	<b>↓</b>				
XX5F	98				







## **Arithmetic Operations Using Memory**

