COMPUTER SYSTEMS ORGANIZATION

MIPS Architecture

- Introduced in 1981(by John Hennessy & Co. in Stanford University).
- Initially a 32-bit processor. 64-bit versions available from 1991 onwards.
- ISA follows RISC philosophy
- 32-bit (4 GB) Address Space
- 31 General Purpose Registers (No condition code register, like CPSR in ARM)
- Load-Store Architecture
- Only few addressing modes
 - Register, immediate, register+offset, pc-relative addressing in branch instructions.


MIPS ISA

Our Focus: How to implement the following 8 instructions of MIPS?

Instructions	Functionality
$lw r_1, 24(r_2)$	$r_1 = mem[r_2 + 24]$
sw r_1 , 24(r_2)	$mem[r_2 + 24] = r_1$
add r_1 , r_2 , r_3	$r_1 = r_2 + r_3$ (signed)
sub r ₁ , r ₂ , r ₃	$r_1 = r_2 - r_3$ (signed)
and r_1 , r_2 , r_3	$r_1 = r_2 \& r_3$
or r ₁ , r ₂ , r ₃	$r_1 = r_2 \mid r_3$
slt r ₁ , r ₂ , r ₃	if $r_2 < r_3$ then $r_1 = 1$ else $r_1 = 0$ (signed)
beq r ₁ , r ₂ , 25	if $r_1 == r_2$ then $pc = pc + 4 + 100$


Designing a 32-bit ALU

Idea: Build the 32-bit ALU using 32 1-bit ALU




Review: Multiplexor

□ A 2-to-1 multiplexor.




How to use a multiplexer to build an ALU?


A 32-bit wide 2-to-1 Multiplexor



□ A 1-bit ALU that can perform AND/OR operation.



1-bit Addition Operation




CarryOut

	Inputs		Out	puts	
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	0 + 1 + 1 = 10 _{two}
1	0	0	0	1	1 + 0 + 0 = 01 _{two}
1	0	1	1	0	1 + 0 + 1 = 10 _{two}
1	1	0	1	0	1 + 1 + 0 = 10 _{two}
1	1	1	1	1	1 + 1 + 1 = 11 _{two}


1-bit Addition Operation


$$CarryOut = (b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b)$$




 $Sum = (a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot CarryIn) + (a \cdot b \cdot CarryIn)$

□ A 1-bit ALU that can perform AND, OR and Addition.







□ A 1-bit ALU that can perform AND, OR, ADD (a, b or a, b')



Can you think of how to build 32-bit ALU that can do subtraction also using 32 of these 1-bit ALUs?


□ A 1-bit that can perform AND, OR, NOR and ADD






Supporting slt Instruction

- Hardwire Less input to 0 for the higher 31 bits of the ALU.
- □ How to compare and the LSB (Less₀) of ALU?



Does this ALU takes care of the slt instruction?


a ₃₁	b ₃₁	Set
0	0	MSB
0	1	0
1	0	1
1	1	MSB



ALU-31


Can you come up with overflow detection logic for signed numbers?

a ₃₁	b ₃₁	Set
0	0	MSB
0	1	0
1	0	1
1	1	MSB



32-bit ALU with Zero Flag Logic

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR



Final Block Diagram of 32-bit ALU

