# Compilers


Topic: Simple Code Generation and Local Register Allocation

(ACK: Some of the Slides are based on Keith Cooper's Compilers Course)

Monsoon 2011, IIIT-H, Suresh Purini

# Simple Code Generation


- Input: Program in 3-address code representation (and Symbol Table).
- Output: Program in Assembly Mnemonics where the instruction operands are virtual registers, registers, immediate values etc.



# Super Simple Code Generation

- We use NASM syntax (x86/IA-32 is the target architecture).
- Map each 3-address tuple into equivalent assembly language sequence. No Virtual Registers (Memory-to-Memory Model)

3-address Instruction	Assembly Code	
x, y and z are local variables and are of type integers		
x = y + z	mov eax, $[ebp - 8]$ ; eax = y add eax, $[ebp - 12]$ ; eax = y + z mov $[ebp - 4]$ , eax; x = eax	



# Super Simple Code Generation

3-address Instruction	Assembly Code			
x, y and z are global variables and are of type integers				
x = y + z	.data x dw 0 ; we can use resw also y dw 0 z dw 0 .code mov eax, [y] ; eax = y add eax, [z] ; eax = y + z mov [x], eax ; x = eax			

• Important Remark: NASM assembler automatically computes the offset of the global variables y, z, x and packs them in the instructions as it translates the assembly to object code.

# Super Simple Code Generation

3-address Instruction	Assembly Code		
x is local integer and ptr is global (of type int *)			
x = *ptr	mov eax, [ptr] ; eax = ptr mov ebx, [eax] ; ebx = *ptr mov [ebp-4], ebx ; x = ebx ===why not the following?==== mov eax, [ptr] ; eax = ptr mov [ebp-4], [eax] ; x = *ptr		
x is boolean; (0 and 1 corresponds to true and false resp.)			
IfFalse x goto L	cmp 0, [ebp-8] je L		

# Super Simple Code Generator

- Super Simple Code Generator Super Under Utilizes the Registers.
- For every 3-address instruction of type x = y + z
  - In RISC Architectures (like MIPS) 2 loads + 1 store.
  - In CISC architectures (like IA-32): 1 loads + 1 store (however 3 memory accesses!)
- Pro: The code generated is ready to run on the silicon.

#### Simple Code Generation (Register-to-Register Model)

- Step 1: Construct a CFG for the 3-address representation of the program.
- Step 2: Identify which variables can safely reside in registers.
- Step 3: Make a pass over the CFG generating assembly code assuming that the target machine contains infinitely many registers (we call them virtual registers).
- Step 4: Run a Register Allocator Algorithm.
- Step 5: Generate code with the actual registers in place.

#### 3-address Code

#### **Assembly Code**

All variables are 4 byte signed integers and globals.  $vr1 \leftrightarrow a$ ,  $vr2 \leftrightarrow b$ ,  $vr3 \leftrightarrow c$ ,  $vr4 \leftrightarrow d$ 

 $vr5 \leftrightarrow e, vr6 \leftrightarrow t1, vr7 \leftrightarrow t2$ 

t1 = a + b

t2 = c - d

e = t1 \* t2

mov vr1, [a]

mov vr2, [b]

mov vr6, vr2

add vr6, vr1

mov vr3, [c]

mov vr4, [d]

mov vr7, vr3

sub vr7, vr4

mov vr5, vr6

imul vr5, vr7

3-address Code Assembly Code		
All variables are 4 byte signed integers and globals.		
$vr1 \leftrightarrow a, vr2 \leftrightarrow ptr, vr3 \leftrightarrow t1$		
(Is the following assembly code correct?)		
ptr = &a	mov vr2, a	
a = a + 1	mov vr1, [a]	
t1 = *ptr	inc vr1	
t1 = t1 + 1	mov vr3, [vr2]	
*ptr = t1	inc vr3	
	mov [vr2], vr3	

• Don't promote variable a to a register?

# 3-address CodeAssembly CodeAll variables are 4 byte signed integers and globals.<br/> Memory $\leftrightarrow$ a, vr2 $\leftrightarrow$ ptr, vr3 $\leftrightarrow$ t1<br/> (Is the Code Correct Now?)ptr = &a<br/> a = a + 1<br/> t1 = \*ptr<br/> t1 = t1 + 1<br/> \*ptr = t1mov vr2, a<br/> inc [a]<br/> mov vr3, [vr2]<br/> inc vr3<br/> mov [vr2], vr3

#### Key Idea

- ptr points to either x or y only.
- At compile time we have no clue as to what ptr points to.
- Be conservative and force both x and y to reside in memory only.
- Possible Solution: Dynamic Compilation (On the Fly Register

Allocation at Run-Time)

```
x = y + z;
if (x > 0) {
  ptr = &y;
} else {
  ptr = &z;
}
x = *ptr + 1;
```

# Register Safe Values

- When can a variable or a compiler temporary be safely allocated to a register?
  - When only 1 name can reference its value (no aliases)
  - Pointers, Call-by-Reference parameters, aggregates & arrays all cause trouble
  - Variables with global scope
    - Procedure calls could effect their values.
- When should a value be allocated to a register?
  - When it is both safe & profitable

# Register Safe Values

#### Example 1:

$$p = &x$$

$$x = x + 1$$

$$*p = *p + 1$$

#### Example 2:

$$x = x + 1$$

temp = call foo // foo can have side effects

$$x = 2 * x$$

#### Example 3:

$$a[i] = a[i] + 1$$
  
 $a[j] = a[j] + 1$ 

#### Few Simple Rules:

- 1. Never allocate a register for a variable whose address is taken.
- 2. Never allocate a register for an array variable.
- Too conservative rule but works.
- Pointer Arithmetic is a Night Mare for Register allocator.

## Code Generation for Infinite Register Machine

Consider x = y + z:


X	Y	Z	RISC Code	CISC Code
VRi	VR <sub>j</sub>	$VR_k$	ADD VR <sub>i</sub> , VR <sub>j</sub> ,VR <sub>k</sub>	ADD VR <sub>i</sub> , VR <sub>j</sub> , VR <sub>k</sub>
VR <sub>i</sub>	mem(local)	$VR_k$	LD Rt, @y(\$bp) ADD VR <sub>i</sub> , R <sub>t</sub> , VR <sub>k</sub>	ADD VR <sub>i</sub> , VR <sub>k</sub> , @y(\$bp)
VR <sub>i</sub>	mem(global)	$VR_k$	LD Rt, @y(\$gp) ADD VR <sub>i</sub> , R <sub>t</sub> , VR <sub>k</sub>	ADD VR <sub>i</sub> , VR <sub>k</sub> , @y(\$gp)
mem(local)	VR <sub>i</sub>	VR <sub>k</sub>	ADD $R_t$ , $VR_j$ , $VR_k$ ST @x(\$bp), $R_t$	ADD @x(\$sp), VR <sub>j</sub> , VR <sub>k</sub>
mem(local)	mem(local)	mem(local)	LD $R_t$ , @y(\$bp) LD $R_u$ , @z(\$bp) ADD $R_s$ , $R_t$ , $R_u$ ST @x(\$sp), $R_s$	LD R <sub>t</sub> , @y(\$bp)  ADD R <sub>s</sub> , R <sub>t</sub> , @z(\$bp)  ST @x(\$sp), R <sub>s</sub>

#### More cases follow......

Key Remark: Physical Registers sp, bp, R<sub>t</sub> and possible any other registers used in code generation are not available during the register allocation phase.

# Register Allocation Problem

Part of the Compilers Back End



Critical properties

- Produce correct code that uses no more than k registers
- Minimize added work from loads and stores that spill values
- Minimize space used to hold spilled values
- Operate efficiently
  - O(n), O(n log n), maybe  $O(n^2)$ , but not  $O(2^n)$

# Register Allocation for Straight Line Code

- 1. Out of the K machine registers, reserve F machine registers.
  - F contains
    - Special purpose registers (like SP, BP)
    - Registers to handle computations involving variables which cannot be promoted to registers
    - Registers to handle spill code
- 2. Top-Down Register Allocator
  - 1. Assign priority to the Virtual Registers based on their usage frequency.
  - 2. Assign Physical Registers to the top K-F Virtual Registers.
  - 3. Rewrite the generated code to reflect changes (typically have to add spill code)

(Top-Down Register Allocator Example) $u = z * (x - y) - 20 * (x + y) + x + y$			
3-address code	Code with Virtual Registers $x \leftrightarrow vr1, y \leftrightarrow vr2, t1 \leftrightarrow vr3, z \leftrightarrow vr4, t2 \leftrightarrow vr5, t3 \leftrightarrow vr6, 20 \leftrightarrow vr7, t4 \leftrightarrow vr8, t5 \leftrightarrow vr9, t6 \leftrightarrow vr10, u \leftrightarrow vr11,$	Code Assuming 4 available Register ( K - F  = 4) What is K?	Virtual Register Occurrence Frequency
t1 = x - y	load vr1, @x(\$fp) load vr2, @y(\$fp) sub vr3, vr1, vr2	load r1, @x(\$fp) load r2, @y(\$fp) sub r3, r1, r2	VR1 - 4 VR2 - 4 VR3 - 2
t2 = z * t1	load vr4, @z(\$fp) mul vr5, vr4, vr3	load r4, @z(\$fp) mul r5, r4, r3 store @t2(\$fp), r5	VR4 – 2 VR5 – 2 VR6 – 2 VR7 – 2
t3 = x + y	add vr6, vr1, vr2	add r5, r1, r2 store @t3(\$fp), r5	VR8 – 2 VR9 – 2
t4 = 20 * t3	loadi vr7, 20 mul vr8, vr7, vr6	loadi r5, 20 load r6, @t3(\$fp) mul r5, r5, r6 store @t4(\$fp), r5	$ VR10 - 2 $ $VR1 1- 1 $ $ Register Assignment $ $x \leftrightarrow vr1 \leftrightarrow r1 $
t5 = t2 - t4	sub vr9, vr5, vr8	load r5, @t2(\$fp) load r6, @t4(\$fp) sub r5, r5, r6 store @t5(\$fp), r5	$y \leftrightarrow vr2 \leftrightarrow r2$ $t1 \leftrightarrow vr3 \leftrightarrow r3$ $z \leftrightarrow vr4 \leftrightarrow r4$
t6 = t5 + x	add vr10, vr9, vr1	load r5, @t5(\$fp) add r5, r5, r1 store @t6(\$fp), r5	Spill Code r5 and r6 are reserved to handle spill code
u = t6 + y	add vr11, vr10, vr2	load r5, @t6(\$fp) add r5, r5, r2 store @u(\$fp), r5	

# Top-Down Register Allocator

- What if the code is not straight line (contains branches)?
- Question: How to use the Top-Down Register Allocator for programs with branch instructions?
- Key Idea: Construct a CFG of the program and apply a Top-Down Register Allocation Algorithm over Basic Blocks

Basic Block

At the beginning of a basic block we assume the latest values of variables are reflected in their main memory locations.

Update the main memory locations of variables promoted to registers

# Top Down Register Allocator

- Question: Does a Top-Down Register Allocator gives optimal Register Allocation? (let's say with respect to the main memory traffic generated)
- Problem: What happens if a Virtual Register is heavily used in the first half but not at all used in the second half of a Basic Block?
- How can we solve this problem?

## Bottom-up Register Allocator

```
/* code for the allocator */
for each operation, i, in order from 1
    to N where i has the form
                                                            ensure(vr,dass)
         op vr_{i_1} vr_{i_2} \Rightarrow vr_{i_2}
                                                               if (vr is already in class)
   r_x \leftarrow ensure(vr_{i_1}, class(vr_{i_1}))
                                                                 then result \leftarrow vr's physical register
   r_y \leftarrow ensure(vr_{i_2}, dass(vr_{i_2}))
   if vr<sub>i</sub>, is not needed after i
                                                               else
      then free(r_x, dass(r_x))
                                                                 result \leftarrow allocate(vr, class)
                                                                 emit code to move vr into result
    if vr<sub>ia</sub> is not needed after i
      then free(r_v, class(r_v))
                                                               return result
   r_z \leftarrow allocate(vr_{i_2}, class(vr_{i_2}))
   rewrite i as op<sub>1</sub> r_x r_y \Rightarrow r_z
                                                            allocate(vr,class)
    if vr<sub>i</sub>, is needed after i
                                                               if (class.StackTop \geq 0)
                                                                 then i \leftarrow pop(class)
      then class.Next[r_x] \leftarrow dist(vr_{i_1})
    if vr<sub>i</sub>, is needed after i
                                                                 i \leftarrow j that maximizes dass.Next[j]
      then class.Next[r_v] \leftarrow dist(vr_{i_0})
                                                                 store contents of i
    class.Next[r_z] \leftarrow dist(vr_{i_2})
                                                               dass.Name[i] \leftarrow vr
                                                               dass.Next[i] \leftarrow -1
free(i,dass)
                                                               dass.Free[i] ← false
    if (dass.Free[i] \neq true) then
      push(i,dass)
                                                               return i
      class.Name[i] \leftarrow -1
      class.Next[i] \leftarrow \infty
      class.Free[i] ← true
```

```
struct Class {
   int Size;
   int Name[Size];
   int Next[Size];
   int Free[Size];
   int Stack[Size];
   int StackTop;
}
```

```
initialize(class, size)

class. Size ← size

class. StackTop ← −1

for i ← 0 to size −1

class. Name[i] ← −1

class. Next[i] ← ∞

class. Free[i] ← true

push(i, class)
```

## Local Graph Coloring Register Allocator

#### Techniques to improve Register Allocators

- Allocate Registers for Values rather than variables
- Use Live Ranges
- Construct an Interference Graph
  - Nodes correspond to Live Ranges
  - An edge between two nodes if the corresponding live ranges interfere.
- Do a k-coloring of the graph
- We may have to generate spill code to handle live ranges that are not assigned registers.
- Question: How to minimize the Spill Cost?

# Live Ranges Example

3 – Address Code for a Basic Block	Rewritten 3-Address Code	$x_0 \leftrightarrow vr1, x_1 \leftrightarrow vr2, z_0 \leftrightarrow vr3, t1_1 \leftrightarrow vr4, t2_1 \leftrightarrow vr5, y_1 \leftrightarrow vr6, t3_1 \leftrightarrow vr7, t4_1 \leftrightarrow vr8, x_2 \leftrightarrow vr9$	Live Range
x = x + z	$x_1 = x_0 + z_0$	1. $vr2 = vr1 + vr3$	vr1 – [Start, 1] vr2 – [1, 2]
t1 = 2 * x	$t1_1 = 2 * x_1$	2. vr4 = 2 * vr2	vr3 – [Start, 1]
y = t1 + 1	$y_1 = t1_1 + 1$	3. $vr6 = vr4 + 1$	vr4 – [2, 3] vr5 – [4, 5] vr6 – [3, 4] vr7 – [6, 7] vr8 – [7, end] vr9 – [5, 7] Important: Remember to update memory locations at the end of a BB.
t2 = y + 4	$t2_1 = y_1 + 4$	4. $vr5 = vr6 + 4$	
x = t2 + 2	$x_2 = t2_1 + 2$	5. $vr9 = vr5 + 2$	
t3 = x + 1	$t3_1 = x_2 + 1$	6. $vr7 = vr9 + 1$	
t4 = t3 + x	$t4_1 = t3_1 + x_2$	7. $vr8 = vr7 + vr9$	