

1. Output voltage of the phase detector,  $V_{pd} = K_M V_{in} V_{osc} = K_M E_{in} E_{osc} \sin(\omega t) \cos(\omega t - \phi_d)$ .

$$= \frac{K_M E_{in} E_{osc}}{2} [\sin \phi_d + \sin(2\omega t - \phi_d)]$$

$$\text{Hence, } V_{ctrl} = K_{ip} K_M \frac{E_{in} E_{osc}}{2} \sin(\phi_d).$$

For small  $\phi_d$ , we have  $\sin \phi_d \approx \phi_d$ .

$$\text{Hence, } V_{ctrl} = K_{ip} K_M \frac{E_{in} E_{osc}}{2} \phi_d \quad \dots (1)$$

Now, for the VCO,  $\omega_{osc} = K_{osc} V_{ctrl} + \omega_{fr}$

$$\Rightarrow V_{ctrl} = \frac{\omega - \omega_{fr}}{K_{osc}} \quad [\omega_{osc} = \omega \text{ as given}] \quad \dots (2)$$

$$\text{Hence, combining (1) and (2), we have, } \frac{\omega - \omega_{fr}}{K_{osc}} = K_{ip} K_M \frac{E_{in} E_{osc}}{2} \phi_d.$$

$$\Rightarrow \phi_d = \frac{2(\omega - \omega_{fr})}{K_{ip} K_M K_{osc} E_{in} E_{osc}} \quad (\text{Proved}).$$

$$V_{ctrl}(s) = K_{ip} K_M \frac{E_{in} E_{osc}}{2} H_{ip}(s) [\phi_{in}(s) - \phi_{osc}(s)] \quad \dots (3)$$

$$\text{and } \phi_{osc}(s) = \frac{K_{osc} V_{ctrl}(s)}{s} \quad \dots (4)$$

$$\text{Combining (3) and (4), we have, } \frac{V_{ctrl}(s)}{\phi_{in}(s)} = \frac{s K_{pd} K_{ip} H_{ip}(s)}{s + K_{pd} K_{ip} K_{osc} H_{ip}(s)}$$

Putting the value of  $H_{ip}(s)$ , we get,

$$H(s) = \frac{\frac{1}{K_{osc}} s (1 + s T_z)}{1 + s \left( \frac{1}{K_{pd} K_{ip} K_{osc}} + T_z \right) + \frac{s^2 T_p}{K_{pd} K_{ip} K_{osc}}}, \text{ where } K_{pd} = \frac{E_{in} E_{osc}}{2} K_M$$

$$\text{Now, } \omega(s) = s \phi_{in}(s)$$

$$\text{Hence, } \frac{V_{ctrl}(s)}{\omega(s)} = \frac{\frac{1 + s T_z}{K_{osc}}}{1 + s \left( \frac{2}{K_{ip} K_M E_{in} E_{osc} K_{osc}} + T_z \right) + s^2 T_p \left( \frac{2}{K_{ip} K_M E_{in} E_{osc} K_{osc}} \right)} \quad (\text{Proved}).$$

2. (i) Procedure: Modified-Kernighan-Lin ( $G$ )

begin  
 loop: set  $p \leftarrow p$ ;  
 partition  $G$  into  $p$  groups;  $V_1, V_2, \dots, V_p$  such that  $|V_i| = |V_{i-1}| \pm 1$ .  
 apply for  $i = 1$  to  $\frac{n}{2}$  (where  $n$  is the maximum number of vertices in a partition)

begin

find a pair of unlocked vertices into two partitions  $V_a$  and  $V_b$  such that their exchange make the largest decrease in cut cost;

lock the vertices;

compute the gain in partitioning;

next  $i$ ;


set  $p \leftarrow p+1$  if  $p < M$ ;

goto loop until gain  $\leq 0$ ;

end procedure..

Now compute the space and time complexities.

(ii)



(The nodes that are internal are annotated as a to g).

To compute minimum area of sliceable floorplan,

- (i) Visit node a: vertical merging of (1,2) and (3,5) results in  $(1+3, \max\{2,5\}) = (4,5)$ .
- (ii) Visit node b: horizontal merging of (3,3) and (4,5) results in  $(\max\{3,4\}, 3+5) = (4,8)$ .
- (iii) Visit node c: vertical merging of (4,8) and (5,3) results in (9,8).
- (iv) Visit node d: vertical merging of (9,8) and (2,4) results in (11,8).
- (v) Visit node e: vertical merging of (1,3) and (3,2) results in (4,3).
- (vi) Visit node f: vertical merging of (1,3) and (3,2) results in (4,3).
- (vii) Visit node g: vertical merging of (1,3) and (3,2) results in (4,3).



3. (a) To equalize the delays, the PMOS devices would have to be approximately 2.4 times larger than the  $4\lambda$  NMOS device. Therefore, the PMOS device size is approximately  $10\lambda$ . The total capacitance at each output is  $4.2\text{fF}$ .

The delay of the chain is simply four times the delay of each stage:

$$\tau_{\text{total}} = 4 t_{\text{PHL}} = 4 R_{\text{eff}} C_{\text{load}} = 4 (12.5 \text{ k}\Omega) \left(\frac{2}{4}\right) (4.2 \text{ fF}) \approx 105 \text{ ps}.$$

(b) We write the delay equation as:

$$D = \sum RC$$

$$= (R_P)(C_g + C_{\text{eff}})(W_P + W_N) + (R_N)(C_g + C_{\text{eff}})(W_P + W_N)$$

$$= \left( \frac{30L_P}{W_P} + \frac{12.5L_N}{W_N} \right) (C_g + C_{\text{eff}})(W_P + W_N)$$

$$= \left( \frac{30(2\lambda)}{W_P} + \frac{12.5(2\lambda)}{4\lambda} \right) (2+1)(W_P + 4\lambda)$$

$$= \left( \frac{60\lambda}{W_P} + \frac{25\lambda}{4\lambda} \right) (2+1)(W_P + 4\lambda)$$

$$= \left( 180\lambda + \frac{720\lambda^2}{W_P} \right) + \frac{75}{4}(W_P + 4\lambda)$$

For minimum delay,  $\frac{\partial D}{\partial W_P} = 0$

$$\Rightarrow -\frac{720\lambda^2}{W_P^2} + \frac{75}{4} = 0$$

$$\Rightarrow W_P = 2\lambda \sqrt{\frac{720}{75}} = 6.2\lambda.$$

$$C_{\text{load}} = 2+1 = 3\text{fF}.$$

Rise delay is given by  $t_{\text{PLH}} = R_{\text{eff}} C_{\text{load}} = (30 \text{ k}\Omega) \left(\frac{2}{6}\right) (3\text{fF}) = 30 \text{ ps}.$

Similarly fall delay is given by,  $t_{\text{PHL}} = R_{\text{eff}} C_{\text{load}} = (12.5 \text{ k}\Omega) \left(\frac{2}{4}\right) (3\text{fF}) \approx 18.8 \text{ ps}$

Hence total delay is,  $\tau_{\text{total}} = 2(t_{\text{PLH}} + t_{\text{PHL}}) = 2(30 + 18.8) \text{ ps} = 97.6 \text{ ps}.$


4. Average current consumption of the circuit's core  $= f_{\text{clk}} V_{\text{dd}} (1+\sigma) \sum_{k=1}^K \frac{\alpha_k}{2} C_k = 100 \times 1.2 (1+0.2) 100000 \frac{1}{2} 18 \text{ nA} \approx 32 \text{ nA}.$

Total energy dissipated per computation cycle,  $E_{\text{cp}} = V_{\text{dd}}^2 (1+\sigma) \sum_{k=1}^K \frac{\alpha_{k \text{ on-chip}}}{2} C_{k \text{ on-chip}} + V_{\text{dd}}^2 (1+\sigma) \sum_{k=1}^K \frac{\alpha_{k \text{ off-chip}}}{2} C_{k \text{ off-chip}} + T_{\text{cp}} \left( V_{\text{dd}}^2 \sum_{k=1}^K \frac{\sigma_{k \text{ off-chip}}}{R_{k \text{ off-chip}}} + V_{\text{dd}} \frac{\Delta T_{\text{off}}}{\Delta W} \sum_{g=1}^G I_{\text{off}} \right)$

$$= (1.2)^2 (1+0.2) \sum_{k=1}^{100000} \frac{1}{2} 18 + (2.5)^2 (1+0.2) \sum_{k=1}^{16} \frac{1}{2} 25 + 10 \left( (2.5)^2 \sum_{k=1}^{16} \frac{1}{2 \times 3 \times 10^8} + 1.2 \cdot 80 \times \frac{10^{-9}}{10^{-6}} \sum_{g=1}^{50000} 1 \right) \approx 0.96 \text{ nJ}.$$

Overall power consumption,  $P = f_{\text{cp}} E_{\text{cp}} \approx 100 \text{ MHz} \cdot 0.96 \text{ nJ} = 96 \text{ mW}.$

5. Use a 4x4 multiplier to generate a binary output from 2 BCD inputs. Now convert the binary to BCD



The BCD output is  $b_3b_2b_1b_0 C_3C_2C_1C_0$ .

- 6.
- A. i, ii, iv
  - B. ii
  - C. ii, iii, iv
  - D. i, ii, iii, iv
  - E. ii, iii
  - F. i, iii
  - G. i, iii
  - H. i, ii, iii
  - I. ii, iv
  - J. ii, iv