IS42S8800/IS42S8800L IS42S16400/IS42S16400L



2(1)M Words x 8(16) Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM

FEATURES

- Single 3.3V (± 0.3V) power supply
- High speed clock cycle time -7: 133MHz<3-3-3>,
 -8: 100MHz<2-2-2>
- Fully synchronous operation referenced to clock rising edge
- Possible to assert random column access in every cycle
- Quad internal banks contorlled by A12 & A13 (Bank Select)
- Byte control by LDQM and UDQM for IS42S16400
- Programmable Wrap sequence (Sequential / Interleave)
- Programmable burst length (1, 2, 4, 8 and full page)
- Programmable /CAS latency (2 and 3)
- · Automatic precharge and controlled precharge
- · CBR (Auto) refresh and self refresh
- X8, X16 organization
- · LVTTL compatible inputs and outputs
- · 4,096 refresh cycles / 64ms
- Burst termination by Burst stop and Precharge command
- Package 400mil 54-pin TSOP-2

DESCRIPTION

The IS42S8800 and IS42S16400 are high-speed 67, 108,864-bit synchronous dynamic random-access moeories, organized as 2,097,152 x 8 x 4 and 1,048, 576 x 16 x 4 (word x bit x bank), respectively.


The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture and clock frequency up to 133MHz for -7. All input and outputs are synchronized with the postive edge of the clock. The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL). These products are pack-aged in 54-pin TSOP-2.

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.




PIN CONFIGURATIONS

54-Pin TSOP-2 (IS42S8800)



54-Pin TSOP-2 (IS42S16400)




PIN DESCRIPTIONS

CLK	Master Clock
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DQ0 ~ DQ15	Data I/O

DQM	DQ Mask Enable
A0-11	Address Input
BA0,1	Bank Address
VDD	Power Supply
VDDQ	Power Supply for DQ
Vss	Ground
Vssq	Ground for DQ



FUNCTIONAL BLOCK DIAGRAM





PIN FUNCTIONS

Symbol	Туре	Function (In Detail)
CLK	Input Pin	Maste Clock: Other inputs signals are refereneed to the CLK rising edge
CKE	Input Pin	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, device input buffers and output drivers. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank).
<u>CS</u>	Input Pin	Chip Select: \overline{CS} enables (registered LOW) and disables (registered HIGH) the com-mand decoder. All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. \overline{CS} is considered part of the command code.
RAS, CAS, WE	Input Pin	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.
A0-A11	Input Pin	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one loca-tion out of the memory array in the respective bank. The row address is specified by A0-A11. The column address is specified by A0-A8 (IS42S8800) / A0-A7 (IS42S16400)
BA0,BA1	Input Pin	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
DQM, UDQM ,LDQM	Input Pin	Address Inputs: Provide the row address for ACTIVE commands (row address A0-A10), and the column address and AUTO PRECHARGE bit for READ/WRITE com-mands (column address A0-A7 with A10 defining AUTO PRECHARGE), to select one location out of the memory array in the respective bank.
DQ0 to DQ15	I/O Pin	IData Input / Output: Data bus.
VDD, VSS	Power Supply Pin	Power Supply for the memory array and peripheral circuitry.
Vddq, V ssq	Power Supply Pin	Power Supply are supplied to the output buffers only.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters	Rating	Unit
V _{DD}	Supply Voltage (with respect to Vss)	-0.5 to +4.6	V
V _{DDQ}	Supply Voltage for Output (with respect to Vssq)	-0.5 to +4.6	V
Vı	Input Voltage (with respect to Vss)	-0.5 to VDD+0.5	V
Vo	Output Voltage (with respect to Vssq)	-1.0 to VDDQ+0.5	V
lo	Short circuit output current	50	mA
PD	Power Dissipation (T _A = 25 °C)	1	W
Торт	Operating Temperature	0 to +70	°C
Тѕтс	Storage Temperature	-65 to +150	°C

Notes:

DC RECOMMENDED OPERATING CONDITIONS

(At $T_A = 0$ to $+70^{\circ}$ C unless otherwise noted)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage	3.0	3.3	3.6	V
VDDQ	Supply Voltage for DQ	0	0	0	V
Vss	Ground	3.0	3.3	3.6	V
Vssq	Ground for DQ	0	0	0	V
VIH	High Level Input Voltage (all Inputs)	2.0	_	V _{DD} + 0.3	V
VIL	Low Level Input Voltage (all Inputs)	-0.3	_	+0.8	V

CAPACITANCE CHARACTERISTICS

(At TA = $0 \sim 70^{\circ}$ C, VDD = VDDQ = 3.3 ± 0.3 V, Vss = VssQ = 0V, unless otherwise noted)

Symbol	Parameter	Min.	Max.	Unit
Cin	Input Capacitance, address & control pin	2.5	3.8	pF
Cclk	Input Capacitance, CLK pin	2.5	3.5	pF
CI/O	Data Input/Output Capacitance	4.0	6.5	pF

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.



DC ELECTRICAL CHARACTERISTICS

(At TA = $0 \sim 70^{\circ}$ C, VDD = VDDQ = 3.3 ± 0.3 V, Vss = VssQ = 0V , unless otherwise noted)

Symbol	Parameter	Test Condition		Speed	Min.	Max.	Unit
Icc1 ⁽¹⁾	Operating Current	One Bank active,	CAS latency = 3	-7(42S8800)	_	75	mA
		Burst Length=1		-7(42S16400)	_	70	mA
		trc = trc (min.)		-8(42S8800)	_	85	mA
		tCLK = tCLK (min.)		-8(42S16400)	_	80	mΑ
Icc2P	Precharge Standby Current	CKE ≤ VIL (MAX)	tck = 15 ns	-7	_	2	mA
	(In Power-Down Mode)			-8	_	2	mA
Icc2PS		$CKE \le VIL (MAX)$	$CLK \leq VIL \text{ (MAX)}$	-7	_	1	mA
				-8	_	1	mA
Icc2N(2)	Precharge Standby Current	CS ≥ Vcc -0.2V	tCK = 15 ns	-7	_	20	mA
	(In Non Power-Down Mode)	CKE ≥ VIH (MIN)		-8	_	20	mΑ
Icc2NS		CS ≥ Vcc -0.2V	CKE ≤ VIL (MAX)	-7	_	15	mA
		CKE ≥ VIH (MIN) A	II input signals are s	table8	_	15	mA
Icc3P	Active Standby Current	CKE ≤ VIL (MAX)	tck = 10 ns	-7	_	7	mA
	(In Power-Down Mode)			-8	_	7	mA
Icc3PS		CKE ≤ VIL (MAX)	CLK ≤ VIL (MAX)	-7	_	5	mA
				-8	_	5	mA
Icc3N ⁽²⁾	Active Standby Current	CS ≥ Vcc -0.2V	tck = 15 ns	-7	_	30	mA
	(In Non Power-Down Mode)	CKE ≥ VIH (MIN)		-8	_	30	mA
Icc3NS		CS ≥ Vcc -0.2V	CKE ≤ VIL (MAX)	-7	_	25	mA
		CKE ≥ VIH (MIN) A	II input signals are s	table8	_	25	mA
Icc4	Operating Current	All Banks active	\overline{CAS} latency = 3	-7(42S8800)	_	90	mA
	(In Burst Mode)	Burst Length=1		-7(42S16400)	_	70	mΑ
		tck = tck (min)		-8(42S8800)	_	100	mA
				-8(42S16400)	_	80	mA
Icc5	Auto-Refresh Current	trc = trc (min)		-7	_	130	mA
		tclk = tclk (MIN)		-8	_	110	mA
ICC6 ^(3, 4)	Self-Refresh Current	$CKE \le 0.2V$		-7	_	1	mΑ
				-8	_	1	mA
				-7L	_	0.5	mA
				-8L	_	0.5	mA
lı∟	Input Leakage Current	$0V \le V$ IN $\le V$ DD (MA	x)		- 5	5	μA
	(Inputs)	Pins not under test	= 0V				
loL	Output Leakage Current	Output is disabled	DQ# in H - Z.,		- 5	5	μΑ
	(I/O pins)	$0V \leq VOUT \leq VDD$ (1	MAX)				
Vон	High Level Output Voltage	lо∪т = −2 mA			2.4	_	V
Vol	Low Level Output Voltage	louт = +2 mA			_	0.4	V
Notes							

Notes:

- 1. I CC(max) is specified at the output open condition.
- 2. Input signals are changed one time during 30ns.
- 3. Normal version: IS42S8800/IS42S16400
- 4. Low power version: IS42S8800L/IS42S16400L




AC TEST CONDITIONS

(At TA = 0 ~ 70° C, VDD = VDDQ = 3.3 ± 0.3 V, Vss = VssQ = 0V , unless otherwise noted)

Parameter	Rating	Unit
AC input Levels (V _{IH} /V _{IL})	2.0 / 0.8	V
Input timing reference level /Output timing reference level	1.4	V
Input rise and fall time	1	ns
Output load condition	50	pF

Output Load Conditions





AC ELECTRICAL CHARACTERISTICS

(At TA = $0 \sim 70^{\circ}$ C, VDD = VDDQ = 3.3 ± 0.3 V, Vss = VssQ = 0V , unless otherwise noted)

				-7	-8		
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
tck3	CLK Cycle Time	CAS Latency = 3	7.5	_	10	_	ns
tck2		CAS Latency = 2	10	_	10	_	ns
tac3	CLK to valid output delay(1)	CAS Latency = 3	_	5.4	_	6	ns
tac2		CAS Latency = 2	_	6	_	6	ns
tсн	CLK high pulse width		2.5		3		ns
tcl	CLK low pulse width		2.5	_	2.5	_	ns
tcke	CKE setup time		1.5	_	2	_	ns
tскн	CKE hold time		0.8	_	1	_	ns
tas	Address setup time		1.5	-	2	_	ns
t ah	Address hold time		0.8	-	1	_	ns
tcms	Command setup time		1.5	_	2	_	ns
tсмн	Command hold time		0.8	_	1	_	ns
tos	Data input setup time		1.5	_	2	_	ns
tDH	Data input hold time		0.8	_	1	_	ns
tон3	Output data hold time(1)	CAS Latency = 3	2.7	_	3	_	ns
toн2		CAS Latency = 2	3	_	3	_	ns
tLZ	CLK to output in low - Z		0	_	0	_	ns
tHZ	CLK to output in H - Z		2.7	5.4	3	6	ns
trc	ROW cycle time		67.5	_	70	_	ns
tras	ROW active time		45	100,000	50	100,000	ns
trcd	RAS to CAS delay		20	_	20	_	ns
trp	Row precharge time		20	_	20	_	ns
trrd	Row active to active delay		15	_	20	_	ns
tDPL	Data in to precharge		15	_	20	_	ns
tτ	Transition time		1	10	1	10	ns
trsc	Mode reg. set cycle		10	_	10	_	ns
t PDE	Power down exit setup time		7.5	_	10	_	ns
tsrx	Self refresh exit time		7.5	_	10	_	ns
tref	Refresh Time		_	64	_	64	ms


Notes:

1. if clock rising time is longer than 1ns, (tr/2-0.5ns) should be added to the parameter.



Basic Features and Function Description

Simplified State Diagram





COMMAND TRUTH TABLE

		CK	E							A11
Symbol	Command	n-1	n	CS	RAS	CAS	WE	ВА	A10	A9-A0
DESL	Device deselect	Н	Χ	Н	Х	Х	Х	Х	Χ	Χ
NOP	No operation	Н	Χ	L	Н	Н	Н	Χ	Х	Χ
MRS	Mode register set	Н	Χ	L	L	L	L	L	L	V
ACT	Bank activate	Н	Χ	L	L	Н	Н	٧	V	V
READ	Read	Н	Χ	L	Н	L	Н	V	L	V
READA	Read with auto precharge	Н	Χ	L	Н	L	Н	٧	Н	V
WRIT	Write	Н	Χ	L	Н	L	L	٧	L	V
WRITA	Write with auto precharge	Н	Χ	L	Н	L	L	V	Н	V
PRE	Precharge select bank	Н	Χ	L	L	Н	L	٧	L	Х
PALL	Precharge all banks	Н	Χ	L	L	Н	L	Χ	Н	Χ
BST	Burst stop	Н	Χ	L	Н	Н	L	Χ	Χ	Χ
REF	CBR (Auto) refresh	Н	Н	L	L	L	Н	Χ	Χ	Χ
SELF	Self refresh	Н	L	L	L	L	Н	Χ	Χ	Χ

Notes:

H: High level L: Low level X: High or Low level (Don't care) V: Valid Data input

DQM TRUTH TABLE

		CKE			
Symbol	Command	n-1	n	DQM	
ENB	Data Write / Output Enable	Н	Х	L	
MASK	Data Mask / Output Disable	Н	Х	Н	

CKE TRUTH TABLE

			CK	Έ					
Symbol	Command	Current State	n-1	n	CS	RAS	CAS	WE	Addreess
_	Clock suspend mode entry	Activating	Н	L	Χ	Χ	Χ	Χ	Χ
_	Clock suspend	Any	L	L	Χ	Χ	Χ	Χ	Х
_	Clock suspend mode exit	Clock suspend	L	Н	Х	Х	Х	Х	Х
REF	CBR refresh command	Idle	Н	Н	L	L	L	Н	Х
SELF	Self refresh entry	Idle	Н	L	L	L	L	Н	Х
_	Self refresh exit	Self refresh	L	Н	L	Н	Н	Н	Х
			L	Н	Н	Χ	Χ	Χ	Χ
_	Power down entry	Idle	Н	L	Χ	Χ	Χ	Χ	Х
_	Power down exit	Power down	L	Н	Χ	Χ	Χ	Χ	Χ



OPERATION COMMAND TABLE(1)

Current State	Command	Operation	CS	RAS	CAS	WE	Address
Idle	DESL	NOP or Power-Down ⁽²⁾	Н	Х	Х	Х	Х
	NOP or BST	NOP or Power-Down ⁽²⁾	L	Н	Н	Χ	Χ
	READ / READA	Illegal ⁽³⁾	L	Н	L	Н	BA, CA, A1
	WRIT/WRITA	Illegal ⁽³⁾	L	Н	L	L	BA, CA, A1
	ACT	Row Active	L	L	Н	Н	BR, RA
	PRE/PALL	NOP	L	L	Н	L	BA, A10
	REF/SELF	Refresh or Self-Refresh(4)	L	L	L	Н	Χ
	MRS	Mode Register Set	L	L	L	L	Op-Code
Row Active	DESL	NOP	Н	Χ	Χ	Χ	X
	NOP or BST	NOP	L	Н	Н	Н	Χ
	READ/READA	Begin read : Determine AP(5)	L	Н	L	Н	BA, CA, A1
	WRIT/WRITA	Begin write : Determine AP ⁽⁵⁾	L	Н	L	L	BA, CA, A1
	ACT	Illegal ⁽³⁾	L	L	Н	Н	BR, RA
	PRE/PALL	Precharge ⁽⁶⁾	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	Н	X
	MRS	Illegal	L	L	L	L	Op-Code
Read	DESL	Continue burst to -> end Row active	H	X	X	X	X
	NOP	Continue burst to -> end Row active	L	Н	Н	Н	X
	BST	Burst stop -> Row active	_ L	Н	Н	L	X
	READ/READA	Term burst, new read : Determine AP ⁽⁷⁾	Ī	Н	L	H	BA, CA, A1
	WRIT/WRITA	Term burst, start write : Determine AP ^(7,8)	Ī	Н	L	L	BA, CA, A1
	ACT	Illegal ⁽³⁾	_ L	L	H	H	BR, RA
	PRE/PALL	Term burst, precharging	Ī	L	Н	L	BA, A10
	REF/SELF	Illegal	Ī	L	L	H	X
	MRS	Illegal	L	L	L	L	Op-Code
Write	DESL	Continue burst to end -> write recovering	H	X	X	X	X
	NOP	Continue burst to end -> write recovering	L	Н	Н	Н	X
	BST	Burst stop -> Row active	L	Н	Н	L	X
	READ/READA	Term burst, start read : Determine AP ^(7, 8)	L	H	L	H	BA, CA, A1
	WRIT/WRITA	Term burst, new write : Determine AP ⁽⁷⁾	L	н	L	L	BA, CA, A1
	ACT	Illegal ⁽³⁾	L	L	Н	Н	BR, RA
	PRE/PALL	Term burst, precharging ⁽⁹⁾	L	L	н	L	BA, A10
	REF/SELF	Illegal	L	L	L	H	X
	MRS	Illegal	_ 	L	L	L	Op-Code
Read With	DESL	Continue burst to end -> Precharging	Н	X	X	X	Х
Auto-	NOP	Continue burst to end -> Precharging	Ľ	Н	Н	Н	X
Precharge	BST	Illegal	L	Н	Н	L	Χ
J -	READ/READA	Illegal ⁽¹¹⁾	L	Н	L	Н	BA, CA, A1
	WRIT/WRITA	Illegal ⁽¹¹⁾	L	Н	L	L	BA, CA, A1
	ACT	Illegal ⁽³⁾	L	L	H	H	BR, RA
	PRE/PALL	Illegal ⁽¹¹⁾	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	H	Χ
	MRS	Illegal	L	L	L	L	Op-Code



OPERATION COMMAND TABLE(continue)

Current State	Command	Operation	CS	RAS	CAS	WE	Address
Write with auto	DESL	Continue burst to end -> write recovering with auto prechar	e H	Χ	Χ	Χ	Χ
precharge	NOP	Continue burst to end -> write recovering with auto prechar	e L	Н	Н	Н	Χ
	BST	Illegal	L	Н	Н	L	Χ
	READ / READA	Illegal ⁽¹¹⁾	L	Н	L	Н	BA, CA, A10
	WRIT/WRITA	Illegal ⁽¹¹⁾	L	Н	L	L	BA, CA, A10
	ACT	Illegal ^(3, 11)	L	L	Н	Н	BR, RA
	PRE/PALL	Illegal ^(3, 11)	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	Н	Χ
	MRS	Illegal	L	L	L	L	Op-Code
Precharging	DESL	Nop -> Enter idle after tnp	Н	Χ	Χ	Χ	Χ
	NOP	Nop -> Enter idle after tRP	L	Н	Н	Н	Χ
	BST	Nop -> Enter idle after tRP	L	Н	Н	L	Χ
	READ/READA	Illegal ⁽³⁾	L	Н	L	Н	BA, CA, A10
	WRIT/WRITA	Illegal ⁽³⁾	L	Н	L	L	BA, CA, A10
	ACT	Illegal ⁽³⁾	L	L	Н	Н	BR, RA
	PRE/PALL	Nop -> Enter idle after tRP	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	Н	Χ
	MRS	Illegal	L	L	L	L	Op-Code
Row activating	DESL	Nop - > Enter row active after tRCD	Н	Χ	Χ	Χ	Χ
	NOP	Nop - > Enter row active after tRCD	L	Н	Н	Н	Χ
	BST	Nop - > Enter row active after tRCD	L	Н	Н	L	Χ
	READ/READA	Illegal ⁽³⁾	L	Н	L	Н	BA, CA, A10
	WRIT/WRITA	Illegal ⁽³⁾	L	Н	L	L	BA, CA, A10
	ACT	Illegal ^(3, 9)	L	L	Н	Н	BR, RA
	PRE/PALL	Illegal ⁽³⁾	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	Н	Χ
	MRS	Illegal	L	L	L	L	Op-Code
Write	DESL	Nop -> Enter row active after topL	Н	Χ	Χ	Χ	Χ
recovering	NOP	Nop -> Enter row active after topL	L	Н	Н	Н	Χ
	BST	Nop -> Enter row active after topL	L	Н	Н	L	Χ
	READ/READA	Start read, Determine AP ⁽⁸⁾	L	Н	L	Н	BA, CA, A10
	WRIT/WRITA	New write, Determine AP	L	Н	L	L	BA, CA, A10
	ACT	Illegal ⁽³⁾	L	L	Н	Н	BR, RA
	PRE/PALL	Illegal ⁽³⁾	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	Н	Χ
	MRS	Illegal	L	L	L	L	Op-Code



OPERATION COMMAND TABLE(continue)

Current State	Command	Operation	<u>CS</u>	RAS	CAS	WE	Address
Write	DESL	Nop -> Enter precharge after topL	Н	Х	Χ	Χ	Х
recovering	NOP	Nop -> Enter precharge after tDPL	L	Н	Н	Н	Χ
with auto	BST	Nop -> Enter precharge after tDPL	L	Н	Н	L	Χ
precharge	READ/READA	Illegal ^(3,8,11)	L	Н	L	Н	BA, CA, A10
	WRIT/WRITA	Illegal ^(3,11)	L	Н	L	L	BA, CA, A10
	ACT	Illegal ^(3, 11)	L	L	Н	Н	BR, RA
	PRE/PALL	Illegal ^(3, 11)	L	L	Н	L	BA, A10
	REF/SELF	Illegal	L	L	L	Н	Χ
	MRS	Illegal	L	L	L	L	Op-Code
Auto	DESL	Nop Enter idle after tac	Н	Χ	Χ	Χ	Χ
Refreshing	NOP/BST	Nop Enter idle after tac	L	Н	Н	Χ	Χ
	READ/WRIT	Illegal	L	Н	L	Χ	Χ
	ACT/PRE/PALL	Illegal	L	L	Н	Χ	Χ
	REF/SELF/MRS	Illegal	L	L	L	Χ	Χ
Mode	DESL	Nop -> Enter idle after 2 Clocks	Н	Χ	Χ	Χ	Χ
register	NOP	Nop -> Enter idle after 2 Clocks	L	Н	Н	Н	Χ
setting	BST	Illegal	L	Н	Н	L	Χ
	READ/WRIT	Illegal	L	Н	L	Χ	Χ
	ACT/PRE/PALL/	Illegal	L	L	Χ	Χ	Χ
	REF/SELF/MRS	-					

Notes:

- 1. All entries assume that CKE was active (High level) during the preceding clock cycle.
- 2. If both banks are idle, and CKE is inactive (Low level), the device will enter Power downmode. All input buffers except CKE will be disabled.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by BankAddress(BA), depending on the state of that bank.
- 4. If both banks are idle, and CKE is inactive (Low level), the device will enter Self refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tras is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data which don't satisfy tDPL.
- 10. Illegal if tran is not satisfied.
- 11. Illegal for single bank, but legal for other banks in multi-bank devices.



CKE RELATED COMMAND TRUTH TABLE(1)

		CK	Œ					
Current State	Operation	n-1	n	CS	RAS	CAS	WE	Address
Self-Refresh (S.R.)	INVALID, CLK (n - 1)would exit S.R.	Н	Χ	Χ	Χ	Χ	Χ	Х
	Self-Refresh Recovery ⁽²⁾	L	Н	Н	Χ	Χ	Χ	Χ
	Self-Refresh Recovery ⁽²⁾	L	Н	L	Н	Н	Χ	Χ
	Illegal	L	Н	L	Н	L	Χ	Χ
	Illegal	L	Н	L	L	Χ	Χ	Χ
	Maintain S.R.	L	L	Χ	Χ	Χ	Χ	Χ
Self-Refresh Recovery	Idle After tac	Н	Н	Н	Χ	Χ	Χ	Χ
	Idle After tac	Н	Н	L	Н	Н	Χ	Χ
	Illegal	Н	Н	L	Н	L	Χ	Χ
	Illegal	Н	Н	L	L	Χ	Χ	Χ
	Begin clock suspend next cycle ⁽⁵⁾	Н	L	Н	Χ	Χ	Χ	Χ
	Begin clock suspend next cycle ⁽⁵⁾	Н	L	L	Н	Н	Χ	Χ
	Illegal	Н	L	L	Н	L	Χ	Χ
	Illegal	Н	L	L	L	Χ	Χ	Χ
	Exit clock suspend next cycle ⁽²⁾	L	Н	Χ	Χ	Χ	Χ	Χ
	Maintain clock suspend	L	L	Χ	Χ	Χ	Χ	Χ
Power-Down (P.D.)	INVALID, CLK (n - 1) would exit P.D.	Н	Х	Χ	Χ	Χ	Χ	_
	EXIT P.D> Idle ⁽²⁾	L	Н	Χ	Χ	Χ	Χ	Χ
	Maintain power down mode	L	L	Χ	Χ	Χ	Χ	Χ
Both Banks Idle	Refer to operations in Operative Command Table	Н	Н	Н	Х	Χ	Χ	_
	Refer to operations in Operative Command Table	Н	Н	L	Н	Χ	Χ	_
	Refer to operations in Operative Command Table	Н	Н	L	L	Н	Χ	_
	Auto-Refresh	Н	Н	L	L	L	Н	Χ
	Refer to operations in Operative Command Table	Н	Н	L	L	L	L	Op - Code
	Refer to operations in Operative Command Table	Н	L	Н	Χ	Χ	Χ	_
	Refer to operations in Operative Command Table	Н	L	L	Н	Χ	Χ	_
	Refer to operations in Operative Command Table	Н	L	L	L	Н	Χ	_
	Self-Refresh ⁽³⁾	Н	L	L	L	L	Н	Χ
	Refer to operations in Operative Command Table	Н	L	L	L	L	L	Op - Code
	Power-Down ⁽³⁾	L	Χ	Χ	Χ	Χ	Χ	Χ
Any state	Refer to operations in Operative Command Table	Н	Н	Χ	Χ	Χ	Χ	Χ
other than	Begin clock suspend next cycle ⁽⁴⁾	Н	L	Χ	Χ	Χ	Χ	Χ
listed above	Exit clock suspend next cycle	L	Н	Χ	Χ	Χ	Χ	Χ
	Maintain clock suspend	L	L	Χ	Χ	Χ	Χ	Χ

Notes:

- 1. H: Hight level, L: low level, X: High or low level (Don't care).
- 2. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 3. Power down and Self refresh can be entered only from the both banks idle state.
- 4. Must be legal command as defined in Operative Command Table.
- 5. Illegal if tsrex is not satisfied.



Initiallization

Before starting normal operation, the following power on sequence is necessary to prevent SDRAM from damged or malfunctioning.

- 1. Apply power and start clock. Attempt to maintain CKE high, DQN high and NOP condition at the inputs.
- 2. Maintain stable power, table clock, and NOP input conditions for a minimum of 200us.
- 3. Issue precharge commands for all bank. (PRE or PREA)
- 4. After all banks become idle state (after tRP), issue 8 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode regiser.

After these sequence, the SDRAM is in idle state and ready for normal operation.

Programming the Mode Register

The mode register is programmed by the mode register set command using address bits A13 through A0 as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options: A13 through A7 CAS latency: A6 through A4

Wrap type: A3

Burst length: A2 through A0

Following mode register programming, no command can be asserted befor at least two clock cycles have elapsed.

CAS Latency

CAS latency is the most critical parameter being set. It tells the device how many clocks must elapse before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. The value can be programmed as 2 or 3.

Burst Length

Burst Length is the number of words that will be output or input in read or write cycle. After a read burst is completed, the output bus will become high impedance.


The burst length is programmable as 1, 2, 4, 8 or full page.

Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. The order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.



MODE REGISTER



Remark R: Reserved



Burst Length and Sequence

Burst of Two

Starting Address (column address A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)				
0	0, 1	0, 1				
1	1, 0	1, 0				

Burst of Four

Starting Address (column address A1 - A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

Burst of Eight

Starting Address (column address A2 - A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1 ,2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7 ,0 ,1 ,2 ,3 ,4 ,5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of sequential addressing, with the length being 512 (for $8M \times 8$) and 256 (for $4M \times 16$).




Address Bits of Bank-Select and Precharge

Row A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13	A12	A13	Result
(Activate command)	0	0	Select Bank A "Activate " command
	0	1	Select Bank B "Activate" command
	1	0	Select Bank C "Activate" command
	1	1	Select Bank D "Activate" command

Row A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13	A10	A12	A13	Result
(Precharge command)	0	0	0	Precharge Bank A
	0	0	1	Precharge Bank B
	0	1	0	Precharge Bank C
	0	1	1	Precharge Bank D
	1	Х	Χ	Precharge All Banks

X: Don't care






Precharge

The precharge command can be asserted anytime after tras(min.) is satisfied.

Soon after the precharge command is asserted, the precharge operation is performed and the synchronous DRAM enters the idle state after tRP(min.) is satisfied. The parameter t RP is the time required to perform the precharge.

The earliest timing in a read cycle that a precharge command can be asserted without losing any data in the burst is as follows.



In order to write all data to the memory cell correctly, the asynchronous parameter topl must be satisfied. The topl(min.) specification defines the earliest time that a precharge command can be asserted. The minimum number of clocks can be calculated by dividing topl(min.) with the clock cycle time.

In summary, the precharge command can be asserted relative to the reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

CAS latency	Read	Write
2	-1	+ tdpl((min.)
3	-2	+ tdpl((min.)



Auto Precharge

During a read or write command cycle, A10 controls whether auto precharge is selected. If A10 is high in the read or write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically.

In the write cycle, toal(min.) must be satisfied before asserting the next activate command to the bank being precharged. When using auto precharge in the read cycle, knowing when the precharge starts is important because the next activate command to the bank being precharged cannot be executed until the precharge cycle ends. Once auto precharge has started, an activate command to the bank can be asserted after the has been satisfied.


A Read or Write command without auto - precharge can be terminated in the midst of a burst operation. However, a Read or Write command with auto - precharge can not be interrupted by the same bank commands before the entire burst operation is completed. Therefore use of the same bank Read, Write, Precharge or Burst Stop command is prohibited during a read or write cycle with auto - precharge. It should be noted that the device will not respond to the Auto - Precharge command if the device is programmed for full page burst read or write cycles.

The timing when the auto precharge cycle begins depends both on both the $\overline{\text{CAS}}$ latency programmed into the mode register and whether the cycle is read or write.

Read with Auto Precharge

During a READA cycle, the auto precharge begins one clock earlier (CL = 2) or two clocks earlier (CL = 3) than the last word output.

READ with AUTO PRECHARGE






Write with Auto Precharge

During a write cycle, the auto precharge starts at the timing that is equal to the value of tDPL(min.) after the last data word input to the device.

WRITE with AUTO PRECHRGE



In summary, the auto precharge cycle begins relative to a reference clock that indicates the last data word is valid. In the table below, minus means clocks before the reference; plus means clocks after the reference.

CAS latency	Read	Write
2	-1	+ tdpl((min.)
3	-2	+ tdpl((min.)




Read / Writw Command Interval

Read to Read Command Interval

During a read cycle when a new read command is asserted, it will be effective after the CAS latency, even if the previ-ous read operation has not completed. READ will be interrupted by another READ.

Each read command can be asserted in every clock without any restriction.

READ to READ Command Interval




Write to Write Command Interval

During a write cycle, when a new Write command is asserted, the previous burst will terminated and the new burst will begin with a new write command. WRITE will be interrupted by another WRITE.

Each write command can be asserted in every clock without any restriction.

WRITE to WRITE Command Interval






Write to Read Command Interval

The write command to read command interval is also a minimum of 1 cycle. Only the write data before the read command will be written. The data bus must be Hi-Z at least one cycle prior to the first Dout.

WRITE to READ Command Interval




Read to Write Command Interval


During a read cycle, READ can be interrupted by WRITE.


DQM must be in High at least 3 clocks prior to the write command. There is a restriction to avoid a data conflict. The data bus must be Hi-Z using DQM before Write.



READ to WRITE Command Interval









BURST Termination


There are two methods to terminate a burst operation other than using a read or a write command. One is the burst stop command and the other is the precharge command.

BURST Stop Command


During a read burst, when the burst stop command is issued, the burst read data are terminated and the data bus goes to high-impedance after the CAS latency from the burst stop command.

During a write burst, when the burst stop command is issued, the burst write data are termained and data bus goes to Hi-Z at the same clock with the burst stop command.

Burst Termination



Remark BST: Burst stop command



Remark BST: Burst command



PRECHARGE TERMINATION PRECHARGE TERMINATION in READ Cycle

During READ cycle, the burst read operation is terminated by a precharge command.


When the precharge command is issued, the burst read operation is terminated and precharge starts.

The same bank can be activated again after t RP from the precharge command.

When CAS latency is 2, the read data will remain valid until one clock after the precharge command.

When CAS latency is 3, the read data will remain valid until two clocks after the precharge command.

Precharge Termination in READ Cycle





Precharge Termination in WRITE Cycle


During WRITE cycle, the burst write operation is terminated by a precharge command.

When the precharge command is issued, the burst write operation is terminated and precharge starts.

The same bank can be activated again after the from the precharge command. The DQM must be high to mask invalid data in.


During WRITE cycle, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.

PRECHARGE TERMINATION in WRITE Cycle






Mode Register Set






AC Parameters for Write Timing (1 of 2)



BS1="L", Bank C,D = Idle




AC Parameters for Write Timing (2 of 2)



BS1="L", Bank C,D = Idle




AC Parameters for Read Timing (1 of 2)



BS1="L", Bank C,D = Idle




AC Parameters for Read Timing (2 of 2)



BS1="L", Bank C,D = Idle




Power on Sequence and Auto Refresh (CBR)






Clock Suspension During Burst Read (Using CKE) (1 of 2)



BS1="L", Bank C,D = Idle




Clock Suspension During Burst Read (Using CKE) (2 of 2)



BS1="L", Bank C,D = Idle




Clock Suspension During Burst Write (Using CKE) (1 of 2)



BS1="L", Bank C,D = Idle




Clock Suspension During Burst Write (Using CKE) (2 of 2)






Power Down Mode and Clock Mask



BS1="L", Bank C,D = Idle




Auto Refresh (CBR)





Self Refresh (Entry and Exit)




BS1="L", Bank C,D = Idle

Clock can be stopped at CKE=Low. If clock is stopped, it must be restarted/stable for 4 clock cycles before CKE=High




Random Column Read (Page With Same Bank) (1 of 2)






Random Column Read (Page With Same Bank) (2 of 2)






Random Column Write (Page With Same Bank) (1 of 2)






Random Column Write (Page With Same Bank) (1 of 2)



BS1="L", Bank C,D = Idle




Random Row Read (Interleaving Banks) (1 of 2)






Random Row Read (Interleaving Banks) (2 of 2)



BS1="L", Bank C,D = Idle




Random Row Write (Interleaving Banks) (1 of 2)






Random Row Write (Interleaving Banks) (2 of 2)



BS1="L", Bank C,D = Idle




Read and Write Cycle (1 of 2)






Read and Write Cycle (2 of 2)



BS1="L", Bank C,D = Idle




Interleaved Column Read Cycle (1 of 2)






Interleaved Column Read Cycle (2 of 2)



BS1="L", Bank C,D = Idle




Interleaved Column Write Cycle (1 of 2)






Interleaved Column Write Cycle (2 of 2)



BS1="L", Bank C,D = Idle




Auto Precharge after Read Burst (1 of 2)






Auto Precharge after Read Burst (2 of 2)



BS1="L", Bank C,D = Idle




Auto Precharge after Write Burst (1 of 2)






Auto Precharge after Write Burst (2 of 2)



BS1="L", Bank C,D = Idle




Full Page Read Cycle (1 of 2)






Full Page Read Cycle (2 of 2)



BS1="L", Bank C,D = Idle




Full Page Write Cycle (1 of 2)






Full Page Write Cycle (2 of 2)






Burst Read and Single Write Operation






Full Page Random Column Read



BS1="L", Bank C,D = Idle




Full Page Random Column Write






Precharge Termination of a Burst (1 of 2)



BS1="L", Bank C,D = Idle



Precharge Termination of a Burst (2 of 2)



BS1="L", Bank C,D = Idle

68



ORDERING INFORMATION

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
7	IS42S8800-7T IS42S8800L-7T	400mil TSOP-2 400mil TSOP-2
8	IS42S8800-8T IS42S8800L-8T	400mil TSOP-2 400mil TSOP-2
7	IS42S16400-7T IS42S16400L-7T	400mil TSOP-2 400mil TSOP-2
8	IS42S16400-8T IS42S16400L-8T	400mil TSOP-2 400mil TSOP-2

ORDERING INFORMATION

Industrial Temperature Range: -40°C to 85°C

Speed (ns)	Order Part No.	Package
7	IS42S8800-7TI IS42S8800L-7TI	400mil TSOP-2 400mil TSOP-2
8	IS42S8800-8TI IS42S8800L-8TI	400mil TSOP-2 400mil TSOP-2
7	IS42S16400-7TI IS42S16400L-7TI	400mil TSOP-2 400mil TSOP-2
8	IS42S16400-8TI IS42S16400L-8TI	400mil TSOP-2 400mil TSOP-2



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140 FAX: 886-2-26962252

http://www.icsi.com.tw