```
Solutions
VHDL model of nibble comparator: -
 - VHOL model of 1 bit comparator.
  library leee;
  use leer std-logic-1164 all;
  entity bit-comparator is
    port (a, b, gt, eq, lt: in std.legic;
          a-gt-b, a-eq-b, a-lt-b: out std-logic);
   end bit-comparator;
   architecture gate-level of bit-comparator is
   signal iml, im2, im3, im4, im5, im6, im7, im8, im9, im10; std-logic;
    begin
        Im/ <= not a;
        Im2 <= not b;
         im3 <= a mand im2;
         im4 = a mand gt;
          im5<= im2 mand gt;
          a-gt-b <= im3 mand im4 mand im5;
           im6 <= iml nand im2 nand eg;
           im7 <= a nand b nand eg;
           a-eq-b <= im6 nand im7;
            im8 <= iml mand b;
            im9 <= im1 mand it;
            im10 <= b nand it;
            a-lt-b <= im8 nand im9 nand im10;
        end gate-level;
    -- VHDL model of nibble comparator
     library leee;
     use ieee stdlogic-1164 ells
     library work; all; entity nibble comparator is
      port (a, b: in std-logic-vector (3 downto 0);
            gt, eq, it: in std-logics
            a-gt,b, a-eq-b, a-it_b: out std-logic);
       end nibble-comparator;
       architecture iterative of nibble-comparator is
        component bit-comparator
           port (a, b, gt, eq, lt: in std-logic;
                a-gt-b, a-eq-b, a-it-b; out std-logic);
          end component;
          signal im: Std-logic-vector (0 to 8);
            co: bit-comparator port map (a(0), b(0), gt, eq, lt, im(0), im(1), im(2));
              C: bit_comparator part map (ali), bli), im (i*3-3), im (i*3-2), im (i*3-1), im (i*3+0), im (i*3+1), im (i*3+2))
            C1-2; for i in 1 to 2 generate
            end generate;
```

```
e3: bit-comparator port may (a(3), b(3), im (6), im (7), im (8), a-gt-b, a- eq-b, a- lt-b);
       itercative;
end
  Test bench of nibble comparator:-
   dibrary leee;
   Use ieee. std-logic-1164.all;
   entity nibble-comparator-test-bench is
    end nibble-comparator-test-bench;
    architecture input_output of nibble_comparator_test_bench is
    component pubble_comparator
         port (a, b: in std-logie-vector (3 downto 0);
                      gt, eq, It in std-logic;
                  a-gt-b, a-eq-b, a-lt-b; out std-logic);
      end component;
      signal a, b: std-logic-vector (3 downto 0);
      signal eql, lss, gtr; std-logic;
      signal vdd: std-logic: = 1';
      signal and : std-logic := '0';
       begin
         al; nibble-comparator port map (a, b, gnd, vdd, gnd, gtr, egl, lss);
        a2: a <= "0000",
                   "1111" after 500 ns,
                   "1110" after 1500 ms,
                   "1110" after 2500ns,
                   "1010" after 3500ms,
                   "0000" after 4000 ns,
                   "1111" after 4500ns,
                   "0000" after 5000 ns,
                    "0000" after 5500 ns,
                   "111" after 6000 ns;
         a3: b <= "0000";
                     "1110" after 500 ns,
                     "1111" after 1500ms,
                     1100" after 2500ns,
                     "1100" after 3500 ns,
                     "Illi" after 4000 ns,
                      "1111" after 4500 ns,
                      "1111" after 5000 ns,
```

"0000" after 5500 ns,
"0000" after 6000 ns;

input-output;

end

2. Analysis of circuit given in figure 1:

abc	Fault free	a stuckat 1 fst	tuck at 1	b stock at 1
000	0	0	1	
001	1		1	0
010	0	1	1	0
0 1 1	0	1	1	0
100	0	0	1	1
101	1	1	1	
110			1	+
111	1	i	1	1
Function				
Transition count	3	3	0	
		101	001	010
Signature analysis	001		8	4
Syndrome	4	6		

3.

