
Hints and Solutions to Mid Semester Examination 2 Boosic Electronic Circuits

1. The equivalent circuit for the given amplifier configuration is as follows:-




From the Y parameter representation, we get,

Solving (1) and (2) we get,
$$\frac{V_{0}}{I_{s}} = \frac{-(Y_{21a} + Y_{21f})}{Y_{1}Y_{0} - (Y_{21a} + Y_{21f})} = \frac{-(Y_{21a} + Y_{21f})}{Y_{1}Y_{0}}$$

$$\Rightarrow \frac{V_{0}}{I_{s}} = \frac{-(Y_{21a} + Y_{21f})}{Y_{1}Y_{0}} = \frac{-(Y_{21a} + Y_{21f})}{Y_{1}Y_{0}}$$

$$\Rightarrow \frac{V_{0}}{I_{s}} = \frac{-(Y_{21a} + Y_{21f})}{(Y_{21a} + Y_{21f})} = \frac{-(Y_{21a} + Y_{21f})}{(Y_{21a} + Y_{21f})} = \frac{-(Y_{21a} + Y_{21f})}{(Y_{21a} + Y_{21f})} = \frac{(Y_{21a} + Y_{21f})}{(Y_{21a} +$$

With the given approximation the circuit may be recleaven as:



For the given practical approximations, we have, Y21a >> Y215 and Y12a << Y125.

Thence from (A), we get,
$$\frac{V_0}{I_s} \approx -\frac{(Y_s + Y_{11a} + Y_{11f})(Y_L + Y_{22a} + Y_{22f})}{(Y_s + Y_{11a} + Y_{11f})(Y_L + Y_{22a} + Y_{22f})}$$
 (Proved).

2. During the interval when clock phase & is high, the switches controlled by &, sorve to close and charge the sampling capacitor Co to a voltage that is equal to the infut voltage. Subsequently the clock signal & falls. Then the clock signal of rises causing the switches controlled by of to close and Cs is connected to inverting amplifier input and ground. Since, the op-amp is ideal, the resulting change in the summing node voltage causes the op-amp output to move so that the summing node voltage is driven back to ground. After the transient has gone to completion, the voltage across Cs is driven to

Applying the principle of charge conservation, the charge stored at time index [n] is

$$Q[n] = (0 - V_s[n])C_s + (0 - V_o[n])C_T$$
 (1)

Charge stored at time [n+1] is:

$$S[n+\frac{1}{2}] = (0)C_s + (0-V_0[n+\frac{1}{2}])C_1$$
 (2).

Since charge is conserved, $g[n] = g[n + \frac{1}{2}]$. (3)

$$Q[n] = Q[n + \frac{1}{2}]$$
.
Also, the charge stored in C_1 is constant during P_1 .

Also, the charge stored in
$$(1 \text{ is constant})$$

Hence, $V_0[n+1] = V_0[n+\frac{1}{2}]$

(4)


Combining (1), (2), (3), (4), we get, $V_0[n+1] = V_0[n] + \left(\frac{C_s}{C_I}\right)V_s[n]$ (5)

From (5), we have,
$$V_0(j\omega) = V_0(j\omega)e^{-j\omega T} + \left(\frac{C_s}{C_s}\right)V_s(j\omega)e^{-j\omega T}$$

Hence,
$$\frac{V_0(j\omega)}{V_S(j\omega)} = -\frac{C_S}{C_I} \frac{1}{(1-e^{j\omega T})} = \frac{C_S}{C_I} \frac{2j}{(e^{j\omega T/2}-e^{-j\omega T/2})} \cdot \frac{e}{2j}$$

$$= \frac{C_s}{C_I} \cdot \left(\frac{1}{\sin \frac{\omega T}{2}}\right) \cdot \left(\frac{e^{-j\omega T_2}}{2j}\right) \cdot (\mathcal{P}_{roved}).$$

3. Let Vo' be the voltage at the input of resistance Rs. The equivalent circuit for the subcircuit driving resistance Rs is given by:



Applying KCL at nocles I and 2 we get,
$$\frac{V_1 - V_1}{R_1} + \frac{V_1 - V_0}{(1/sC_1)} + \frac{V_1 - V_2}{(1/sC_2)} + \frac{V_1}{R_2} = 0 ... (1)$$

$$\frac{V_2 - V_1}{(1/sC_2)} + \frac{V_2 - V_0'}{R_3} = 0 ... (2).$$

Rearranging (1) and (2) we get,
$$V_1\left(\frac{1}{R_1} + \frac{1}{R_2} + sC_1 + sC_2\right) - sC_2V_2 = \frac{V_1}{R_1} + sC_1V_0'$$
 (3)
and $V_2\left(-sC_2\right) + V_2\left(sC_2 + \frac{1}{R_3}\right) = \frac{V_0'}{R_3}$ (4)

Solving (3) and (4) for V_2 and butting $V_2 = D$ we get, $\frac{1}{R_1} + \frac{1}{R_2} + sC_1 + sC_2 \qquad \frac{V_i}{R_1} + sC_1 V_0'$ $-sC_2 \qquad \frac{V_0'}{R_3}$

$$\Rightarrow V_0' \left(\frac{1}{R_1 R_3} + \frac{1}{R_2 R_3} + \frac{sC_1}{R_3} + \frac{sC_2}{R_3} + s^2 C_1 C_2 \right) = -\frac{V_1}{R_1} sC_2.$$

$$= \frac{V_0'}{V_1'} = -\frac{\frac{sC_2}{R_1}}{\frac{1}{R_1R_3} + \frac{1}{R_2R_3} + \frac{sC_1}{R_3} + \frac{sC_2}{R_3} + \frac{sC_1}{R_3}}$$

$$= \frac{V_0'}{V_i} = -\frac{\frac{S}{R_1C_1}}{s^2 + \left(\frac{C_1 + C_2}{R_3C_1C_2}\right)s + \frac{(R_1 + R_2)}{R_3C_1C_2}}$$
(5)

Equation (5) represents the standard form of a series resonant RLC circuit given by,

$$\left|\frac{V_0'}{V_1}\right| = \frac{A_0 s \frac{R}{L}}{s^2 + \frac{R}{L}s + \frac{1}{L}c}$$
 (6)

Comparing (5) and (6), we get, $R_1C_1 = \frac{L}{A_0R}$. (7) (where A_0 is the centre frequency gain).

$$\frac{R_3 C_1 C_2}{C_1 + C_2} = \frac{L}{R} \cdot \dots (8)$$

$$\frac{R_1 R_2 R_3 C_1 C_2}{R_1 R_2} = LC. \qquad (9)$$

$$\Rightarrow V_0 = V_1 R_6 \left(\frac{1}{R_4} + \frac{T(s)}{R_5} \right), \text{ where } T(s) = \frac{V_0'}{V_1} \cdots (11).$$

The minimum output V_0 occurs (for bund reject behavior) when $T(s) = -\frac{R_S}{R_4}$. Let this frequency at which V_0 is minimum be ω_0 .

But at ω_0 , T(s) must be $-A_0$, where A_0 is the centre frequency gain of band pass section.

Hence,
$$A_0 = \frac{R_S}{R_4}$$
 (12)

From (7) and (8), we have for C=C2,

$$A_0 R_1 C_1 = R_3 \frac{C_1}{2} .$$

$$\Rightarrow A_0 = \frac{R_3}{2R_1} \dots (13)$$

Hence we have,
$$\frac{R_3}{2R_1} = \frac{R_5}{R_4}$$
. (Proved)

4. The amplitude of the input sinusoidal signal is $V_m = \sqrt{2} \times 7.5 = 10.61 \text{V}$.

With no filter capacitor,
$$V_{De} = \frac{2V_m}{\pi} - 2V_Y = 5.358V$$

If filtering capacitor in used, ripple voltage
$$V_R = \frac{V_m - 2V_Y}{2fR_LC} = \frac{(V_m - 2V_Y) I_{Lav}}{2(V_m - 2V_Y - V_R/2)fC}$$

Solving for VR, we have VR = 1.987V.

$$\theta_0 = \sin^{-1} \left(1 - V_R / V_m \right) = 0.9488 \text{ rad}.$$