and Solutions to Semester Examination 2012 Final Temp 207 Architectures 1. Output vollage of the phase detector, Vpd = Km Kin Vosc = Km Ein Eosc Sin (wt) cos (wt - Ød). = Km Ein Eosc [Sin Ød + Sin (2wt- Ød)] Hence, Ventl = Kipkm Ein Eose sin (Da). For small  $\phi_d$ , we have  $\sin\phi_d \approx \phi_d$ . Hence, Vent 1 = Kipkm Ein Eose & ... (1) Now, for the VCO, wose = Kose Vente + Wfr  $\Rightarrow$  Vent2 =  $\frac{\omega - \omega_{fr}}{\kappa_{cosc}} = \frac{\omega_{osc} + \omega_{oss}}{\kappa_{cosc}} = \frac{\omega_{osc} + \omega_{oss}}{\kappa_{cosc}} = \frac{\omega_{oss}}{\kappa_{cosc}} = \frac{\omega_{oss}}{\kappa_{coss}} = \frac{\omega_{oss$ Hence, combining (1) and (2), we have,  $\frac{\omega - \omega_{fr}}{K_{ose}} = K_{ip} K_{m} \frac{E_{in} E_{ose}}{2} \beta_{d}$ . => Pa = 2(w-wfr) (Proved).  $V_{\text{entl}}(s) = K_{\text{lp}}K_{\text{m}} \frac{E_{\text{in}}E_{\text{osc}}}{2} H_{\text{lp}}(s) \left[ \phi_{\text{in}}(s) - \phi_{\text{osc}}(s) \right] . . . (3)$ and  $\phi_{osc}(s) = \frac{K_{osc} V_{cmi}(s)}{(4)}$ Combining (3) and (4), we have,  $\frac{V_{cntl}(s)}{\phi_{in}(s)} = \frac{s \, K_{pd} \, K_{1p} \, H_{1p}(s)}{s + k_{pd} \, K_{1p} \, K_{osc} \, H_{1p}(s)}$ .

Putting the value of  $H_{1p}(s)$ , we get,  $H(s) = \frac{1}{K_{05c}} s (1+sT_2) + \frac{s^2 T_0}{K_{pd} K_{1p} K_{05c}} k_{pd} = \frac{E_{1n} E_{05c}}{2} k_{pd}$  $\frac{N_{\text{FW}}, \ \ \omega_{\text{in}}(s) = 5 \ \text{$\emptyset$}_{\text{in}}(s)}{\text{$W$}_{\text{osc}}} = \frac{1 + s \ \text{$T_2$}}{\text{$K_{\text{osc}}$}}$   $\frac{1 + s \ \text{$T_2$}}{\text{$K_{\text{osc}}$}} = \frac{1 + s \ \text{$T_2$}}{\text{$K_{\text{osc}}$} \times \text{$K_{\text{osc}}$}} + \frac{2}{\text{$T_2$}} + \frac{2}{\text{$T_2$}} + \frac{2}{\text{$T_2$}} \times \text{$K_{\text{osc}}$} \times \text{$K_{osc}$} \times \text{$K_{\text{osc}}$} \times \text{$K_{\text{osc}}$} \times \text{$K_{\text{osc}}$} \times \text{$ Now, W(s) = 5 \$ in (s)

ness of vertex marginal of 1950 and 1859 wine

2. (i) Procedure: Modified\_Kernighan\_Lin (G)

begin set 2 p;
partition G into po groups; V, V2, ..... Vp such that |Vi|=|Vi-1 ±1|. apply for i=1 to  $\frac{n}{2}$  (where n is the muximum number of vertices in a partition)

> begin find a pair of unlocked vertices into two partitions Va and Vb such that their exchange make the largest decrease in cut cost; lock the vertices;


Compute the gain in partitioning; next i;

set p < p+1 if p < M; goto loop until gain < 0;

end procedure.

Now compute the space and time complexities.

(ii)



(The nodes that are internal are amnotated as a tog).

To compute minimum area of sliceable floorplan, (i) Visit node a: vertical marging of (1,2) and (3,5) results in (1+3, max {2,5})=(4,5).

(ii) Visit node b: herizontal merging of (3,3) and (4,5) results in (max {3,4},3+5) = (4,8)

(iii) Visit node c: vertical merging of (4,8) and (5,3) results in (9,8) (iv) Visit node d: vertical meeting of (9,8) and (2,4) results in (11,8)

(1) Neit and P. vertical granging of (1,3) and (3,2) results in (4,3).

3.(a) To equalize the delays, the PMOS devices would have to be approximately 2.4 times larger than the 42 NMOS device. Therefore, the PMOS device size is approximately 102. The total capacitance at each output is 4.2ff.

The delay of the chain is simply four times the delay of each stage: 
$$T_{total} = 4 t_{phl} = 4 R_{eff} C_{load} = 4 \left(12.5 \text{ K}\Omega\right) \left(\frac{2}{4}\right) \left(4.2 \text{ FF}\right) \approx 105 \text{ ps}.$$

(b) We write the delay equation as:

$$D = \sum RC$$
=  $(R_{P})(C_{g} + C_{eff})(W_{P} + W_{N}) + (R_{N})(C_{g} + C_{eff})(W_{P} + W_{N})$ 
=  $(\frac{30L_{P}}{W_{P}} + \frac{12.5L_{N}}{W_{N}})(C_{g} + C_{eff})(W_{P} + W_{N})$ 
=  $(\frac{30(2\lambda)}{W_{P}} + \frac{12.5(2\lambda)}{4\lambda})(2+1)(W_{P} + 4\lambda)$ 
=  $(\frac{60\lambda}{W_{P}} + \frac{25\lambda}{4\lambda})(2+1)(W_{P} + 4\lambda)$ 
=  $(180\lambda + \frac{720\lambda^{2}}{W_{P}}) + \frac{75}{4}(W_{P} + 4\lambda)$ 

For minimum delay,  $\frac{\partial D}{\partial W_{P}} = 0$ 
=  $\frac{720\lambda^{2}}{W_{P}^{2}} + \frac{75}{4} = 0$ 
=  $\frac{720\lambda^{2}}{W_{P}^{2}} + \frac{75}{4} = 0$ 
=  $\frac{720\lambda^{2}}{W_{P}^{2}} + \frac{75}{4} = 0$ 

Choad = 2+1=3fF.

Rise délay is given by  $t_{PLH} = R_{eff} C_{load} = (30 \, k\Omega) \left(\frac{2}{6}\right) (3fF) = 30 \, ps$ .

Similarly fall delay is given by,  $t_{PHL} = R_{eff} C_{load} = (12.5 \, k\Omega) \left(\frac{2}{4}\right) (3fF) \approx 18.8 \, ps$ 

Flence total delay is, Total = 2 (tpl + tph) = 2(30+18.8)ps = 97.6 ps.

4. Average current consumption of the circuit's core =  $\int_{CLX} V_{cld} \left(1+\sigma\right) \sum_{K=1}^{K} \frac{\propto_{K}}{2} \left(\frac{1}{1+0\cdot 2}\right) 100000 \frac{1}{4} 18 \text{ mA} = 32 \text{ mA}.$ John lenungy dissipated for complutation cycle,  $E_{cp} = V_{cld}^2 \left(1+\sigma\right) \sum_{K=1}^{K} \frac{\propto_{K} c_{m-chip}}{2} C_{K c_{m-chip}} C_{K c_{m-chip}} + V_{cld}^2 \left(1+\sigma\right) \sum_{K=1}^{K} \frac{\propto_{K} c_{M-chip}}{2} C_{K c_{m-chip}} + V_{cld}^2 \sum_{K=1}^{K} \frac{\propto_{K} c_{M-chip}}{R_{K c_{M}} c_{M}} + V_{cld}^2 \sum_{K=1}^{K} \frac{\sim_{K} c_{M}}{R_{K c_{M}} c_{M}} C_{K c_{M}} + V_{cld}^2 \sum_{K=1}^{K} \frac{\sim_{K} c_{M}}{R_{K c_{M}} c_{M}} C_{M} c_{M} c_{M}$   $= \left(1 \cdot 2\right)^2 \left(1 + 0 \cdot 2\right) \sum_{K=1}^{100000} \frac{1}{2} 18 + \left(2 \cdot 5\right)^2 \left(1 + 0 \cdot 2\right) \sum_{K=1}^{16} \frac{1}{2} 25 + 10 \left(2 \cdot 5\right)^2 \sum_{K=1}^{16} \frac{1}{3 \cdot 3 \times 6} + 1 \cdot 2 \cdot 80 \sum_{K=1}^{16} \frac{5}{9} \sum_{k=1}^{2} 1\right) \approx 0.96 \text{ nJ}.$ 

Overall fower consumption, P = fep Ecp = 100 MHz. 0.96nJ = 96mW.

5. Use a 62 C2 9 6

b3 b2 b, b0 C3 C2 C1 C0. The BCD outfut in

6. A. i, ii , iv

B. ii

C. ii, iii, iv

D. 1, 11, 11, 1v

ii, jii E.

i, jii

i, iii 6.

1, 11, 111

ji, iv

J. II, iv