# COMPUTER SYSTEMS ORGANIZATION

ALU Design -- Spring 2010 -- IIIT-H -- Suresh Purini

#### MIPS Architecture

- Introduced in 1981(by John Hennessy & Co. in Stanford University).
- Initially a 32-bit processor. 64-bit versions available from 1991 onwards.
- ISA follows RISC philosophy
- 32-bit (4 GB) Address Space
- 31 General Purpose Registers (No condition code register, like CPSR in ARM)
- Load-Store Architecture
- Only few addressing modes
  - Register, immediate, register+offset, pc-relative addressing in branch instructions.


#### MIPS ISA

Our Focus: How to implement the following 8 instructions of

Instructions	Functionality
lw r <sub>1</sub> , 25(r <sub>2</sub> )	$r_1 = mem[r_2 + 25]$
sw $r_1$ , $25(r_2)$	$mem[r_2 + 25] = r_1$
add $r_1$ , $r_2$ , $r_3$	$\mathbf{r}_1 = \mathbf{r}_2 + \mathbf{r}_3$
$sub r_1, r_2, r_3$	$\mathbf{r}_1 = \mathbf{r}_2 - \mathbf{r}_3$
and $r_1$ , $r_2$ , $r_3$	$r_1 = r_2 \& r_3$
or $r_1$ , $r_2$ , $r_3$	$r_1 = r_2 \mid r_3$
slt $r_1$ , $r_2$ , $r_3$	if $r_2 < r_3$ then $r_1 = 1$ else $r_1 = 0$
beq r <sub>1</sub> , r <sub>2</sub> , 25	if $r_1 == r_2$ then $pc = pc + 4 + 100$


## Designing a 32-bit ALU

Idea: Build the 32-bit ALU using 32 1-bit ALU




# Review: Multiplexor

A 2-to-1 multiplexor.




How to use a multiplexer to build an ALU?


# A 32-bit wide 2-to-1 Multiplexor



A 1-bit ALU that can perform AND/OR operation.



# 1-bit Addition Operation




CarryOut

Inputs		Outputs			
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	0 + 1 + 1 = 10 <sub>two</sub>
1	0	0	0	1	1 + 0 + 0 = 01 <sub>two</sub>
1	0	1	1	0	1 + 0 + 1 = 10 <sub>two</sub>
1	1	0	1	0	1 + 1 + 0 = 10 <sub>two</sub>
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>


### 1-bit Addition Operation


$$CarryOut = (b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b)$$




 $Sum = (a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot CarryIn) + (a \cdot b \cdot CarryIn)$ 

A 1-bit ALU that can perform AND, OR and Addition.






A 1-bit ALU that can perform AND, OR, ADD (a, b or a, b')




Can you think of how to build 32-bit ALU that can do subtraction also using 32 of these 1-bit ALUs?

A 1-bit that can perform AND, OR, NOR and ADD




## Supporting slt Instruction

- Hardwire Less input to 0 for the higher 31 bits of the ALU.
- □ How to compare and the I SR (I acc ) of AIU?




# Does this ALU takes care of the slt instruction?

a <sub>31</sub>	b <sub>31</sub>	Set
0	0	Result <sub>31</sub>
0	1	0
1	0	1
1	1	Result <sub>31</sub>




#### **ALU-31**

Can you come up with overflow detection logic for signed numbers?



# 32-bit ALU with Zero Flag Logic

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR



# Final Block Diagram of 32-bit ALU

