S.No.	Team Name	Project
1	Prahal	FPGA Implementation of a Scalable Encryption
	Priyam	Algorithm
	Shreyam	ŭ
2	Anirban Guha	A High-speed 32-bit Signed/Unsigned Pipelined
	Abhishek Bhatia	Multiplier
	YELLAPRAGADA KIRAN KUMAR	'
3	Aashit	FPGA Implementation of RS232 to Universal serial
	Abhay	bus converter
	Siddharth	
4	Aakash	Performance Efficient FPGA Implementation of
	Deepank	Parallel 2-D MRI Image Filtering Algorithms
	Praveen	ů ů
5	Pradyumna Reddy	Design and FPGA implementation of high-
	Shivaram Reddy	performance face-detection engine for mobile
	Ramakrishna Vedantam	applications
6	Rahul.P.R	Shift Invert Coding (SINV) for Low Power
	R Dinesh Sai Varma	J ()
	Repuri Bhargav	
7	Chetan	VLSI Implementation of Fully Pipelined Multiplier-
	Anshul	less 2D DCT/IDCT Architecture for JPEG
	Akhil Agrawal	
8	DHRUBAJYOTI DUTTA	Parallel Architecture for Hierarchical Optical Flow
	JAIDEEP SIHORA	Estimation Based on FPGA
	SACHIN KUMAR	
9	Shubham Gupta	FPGA Based Power Efficient Channelizer for
	Harish reddy	Software Defined Radio
	Govardhan	
10	P. Pranav Kumar	Design and Implementation of Low Power Digital
	Pradeep Gavvp	FIR Filter based on low power multipliers and
	Koora Rahul Reddy	adders on FPGA
11	MAMIDI RAJA	Multiplier design based on ancient Indian Vedic
	Venna Sai Sindu	Mathematics
	VENU NALLA	
12	Rituraj Yadav	FPGA based robust UART Architecture Based on
	Ankit Verma	Recursive Running Sum Filter for
	Avni Jain	Better Noise Performance
13	Aditya Kumar	Implementing Gabor Filter for Fingerprint
	Kshitij Agrawal	Recognition Using VHDL
	NAGA SITARAM	
14	samyak gandhi	VLSI Implementation of Auto-correlator and
	ruchin jain	CORDIC algorithm for OFDM based WLAN
	parveez iqbal	
15	Hiten Jayswal	VLSI Implementation of an Edge-Oriented Image
	Ravi Kumar	Scaling Processor
	Saumya Suneja	
16	sai krishna teja.K	A Symbol-Rate Timing Synchronization Method for
	phani sriram P.V.D	Low Power Wireless OFDM Systems
4-	praveen kumar verma	A L. B. A M. R. P. AMER R. G. C. C.
17	K.Anudeep	A Low-Power Multiplier With the Spurious Power
	Hari prasad.G	Suppression Technique
40	Naveen kumar.V	A . E
18	sachin.Y	An Effective Fast and Small-Area Parallel-Pipeline
	karthik kumar.A	Architecture for OTM - Convolution
	Arun gowtham .S	Encoders

19	Abhimanyu singh PRADEEP N Niranjan Reddy	VLSI Architecture and Chip for Combined Invisible Robust Watermarking
20	Abhiram sai krishna Bokka Varun Sarma	High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics
	harshvardhan	Osing vedic Mathematics
21	NUPOOR VYAS	An Efficient Architecture Design for VGA Monitor
	MANSI BHARGAVA TRIVEDI RAVI MAHESHBHAI	Controller
22	Ranga teja	An Implementation of a 2D FIR Filter Using the
	hrishikesh chillal L.V.R. PRASADA RAJU	Signed-Digit Number System
23	BHUVANAN.K	A Robust UART Architecture Based on Recursive
	RASHMI SONI	Running Sum Filter for Better Noise
	SHRUTI CHORMALLE	Performance
24	Jasmeet	Design and FPGA Implementation of Modular
	Aman	Multiplication methods using Cellular
	Siddharth	Automata

Instructions for Students

- 1. Reports are to be submitted in the format of one report per group.
- 2. In those topics where FPGA is mentioned in the project topic, only in those cases FPGA based implementation is requested.